- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384274 > EBE11ED8AGFA (Elpida Memory, Inc.) LJT 24C 12#16 12#12 PIN PLUG PDF資料下載
參數(shù)資料
EBE11ED8ABFA
Data Sheet E0379E40 (Ver. 4.0)
16
-5C
-4A
Frequency (Mbps)
533
400
Parameter
Symbol min.
max.
min.
max.
Unit
Notes
Active bank A to active bank B
command period
tRRD
7.5
7.5
ns
Write recovery time
Auto precharge write recovery +
precharge time
Internal write to read command delay
Internal read to precharge command
delay
Exit self refresh to a non-read command tXSNR
tWR
15
(tWR/tCK)+
(tRP/tCK)
7.5
15
(tWR/tCK)+
(tRP/tCK)
10
ns
tDAL
tCK
1
tWTR
ns
tRTP
7.5
7.5
ns
tRFC + 10
tRFC + 10
ns
Exit self refresh to a read command
Exit precharge power down to any non-
read command
Exit active power down to read
command
Exit active power down to read
command
(slow exit/low power mode)
CKE minimum pulse width (high and
low pulse width)
Output impedance test driver delay
Auto refresh to active/auto refresh
command time
Average periodic refresh interval
Minimum time clocks remains ON after
CKE asynchronously drops low
Notes: 1. For each of the terms above, if not already an integer, round to the next higher integer.
2. AL: Additive Latency.
3. MRS A12 bit defines which active power down exit timing to be applied.
4. The figures of Input Waveform Timing 1 and 2 are referenced from the input signal crossing at the
VIH(AC) level for a rising signal and VIL(AC) for a falling signal applied to the device under test.
5. The figures of Input Waveform Timing 1 and 2 are referenced from the input signal crossing at the
VIH(DC) level for a rising signal and VIL(DC) for a falling signal applied to the device under test.
tXSRD
200
200
tCK
tXP
2
2
tCK
tXARD
2
2
tCK
3
tXARDS 6
AL
6
AL
tCK
2, 3
tCKE
3
3
tCK
tOIT
0
12
0
12
ns
tRFC
105
105
ns
tREFI
7.8
7.8
μ
s
tDELAY tIS + tCK + tIH
tIS + tCK + tIH
ns
DQS
/DQS
tDS
tDH
tDS
tDH
VDDQ
VIH (AC)(min.)
VIH (DC)(min.)
VREF
VIL (DC)(max.)
VIL (AC)(max.)
VSS
CK
/CK
tIS
tIH
tIS
tIH
VDDQ
VIH (AC)(min.)
VIH (DC)(min.)
VREF
VIL (DC)(max.)
VIL (AC)(max.)
VSS
Input Waveform Timing 1 (tDS, tDH)
Input Waveform Timing 2 (tIS, tIH)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBE20RE4AAFA | 2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 1 Rank) |
| EBE20RE4AAFA-4A-E | 2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 1 Rank) |
| EBE20RE4AAFA-5C-E | 2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 1 Rank) |
| EBE21RD4ABHA-5C-E | GT 7C 7#12 PIN PLUG |
| EBE21RD4AEFA-5C-E | 2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 2 Ranks) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EBE11ED8AGFA-4A-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1GB Unbuffered DDR2 SDRAM DIMM (128M words x 72 bits, 2 Ranks) |
| EBE11ED8AGFA-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1GB Unbuffered DDR2 SDRAM DIMM (128M words x 72 bits, 2 Ranks) |
| EBE11ED8AGFA-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1GB Unbuffered DDR2 SDRAM DIMM (128M words x 72 bits, 2 Ranks) |
| EBE11ED8AGWA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1GB Unbuffered DDR2 SDRAM DIMM |
| EBE11ED8AGWA-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1GB Unbuffered DDR2 SDRAM DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。