- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384274 > EBE20RE4AAFA-5C-E (ELPIDA MEMORY INC) 2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 1 Rank) PDF資料下載
參數(shù)資料
| 型號(hào)： | EBE20RE4AAFA-5C-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 1 Rank) |
| 中文描述： | 256M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 |
| 封裝： | LEAD FREE, DIMM-240 |
| 文件頁(yè)數(shù)： | 1/22頁(yè) |
| 文件大?。?/td> | 191K |
| 代理商： | EBE20RE4AAFA-5C-E |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
Document No. E0440E30 (Ver. 3.0)
Date Published March 2005 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2003-2005
DATA SHEET
2GB Registered DDR2 SDRAM DIMM
EBE20RE4AAFA
(256M words
×
72 bits, 1 Rank)
Description
The EBE20RE4AAFA is a 256M words
×
72 bits, 1
rank DDR2 SDRAM Module, mounting 18 pieces of
DDR2 SDRAM sealed in FBGA (
μ
BGA
) package.
Read and write operations are performed at the cross
points of the CK and the /CK. This high-speed data
transfer is realized by the 4bits prefetch-pipelined
architecture. Data strobe (DQS and /DQS) both for
read and write are available for high speed and reliable
data bus design. By setting extended mode register,
the on-chip Delay Locked Loop (DLL) can be set
enable or disable. This module provides high density
mounting without utilizing surface mount technology.
Decoupling capacitors are mounted beside each FBGA
(
μ
BGA) on the module board.
Note: Do not push the components or drop the
modules in order to avoid mechanical defects,
which may result in electrical defects.
Features
240-pin socket type dual in line memory module
(DIMM)
PCB height: 30.0mm
Lead pitch: 1.0mm
Lead-free
Power supply: VDD, VDDQ
=
1.8V
±
0.1V
Data rate: 533Mbps/400Mbps (max.)
SSTL_18 compatible I/O
Double-data-rate architecture: two data transfers per
clock cycle
Bi-directional, data strobe (DQS and /DQS) is
transmitted /received with data, to be used in
capturing data at the receiver
DQS is edge aligned with data for READs; center
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
referenced to both edges of DQS
Eight internal banks for concurrent operation
(Component)
Burst length: 4, 8
/CAS latency (CL): 3, 4, 5
Auto precharge option for each burst access
Auto refresh and self refresh modes
Average refresh period
7.8
μ
s at 0
°
C
≤
TC
≤
+
85
°
C
3.9
μ
s at
+
85
°
C
<
TC
≤
+
95
°
C
Posted CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
/DQS can be disabled for single-ended Data Strobe
operation
1 piece of PLL clock driver, 2 pieces of register driver
and 1 piece of serial EEPROM (2k bits EEPROM) for
Presence Detect (PD)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBE21RD4ABHA-5C-E | GT 7C 7#12 PIN PLUG |
| EBE21RD4AEFA-5C-E | 2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 2 Ranks) |
| EBE21RD4AGFA-4A-E | 2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 2 Ranks) |
| EBE21RD4AGFA-5C-E | 2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 2 Ranks) |
| EBE21RD4AGFA-6E-E | 2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 2 Ranks) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EBE20RE4ABFA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2GB Registered DDR2 SDRAM DIMM |
| EBE20RE4ABFA-4A-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2GB Registered DDR2 SDRAM DIMM |
| EBE20RE4ABFA-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2GB Registered DDR2 SDRAM DIMM |
| EBE20RE4ABFA-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2GB Registered DDR2 SDRAM DIMM |
| EBE20RE4ACFA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2GB Registered DDR2 SDRAM DIMM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。