
Rev. 2.0, 01/01, page 194 of 214
Table 6.6
Sequential Break Conditions
Break Condition
Description
Sequential break condition 2-1
Program is halted when Break Condition 2 and Break
Condition 1 are satisfied in that order.
Sequential break condition 3-2-1
Program is halted when Break Condition 3, Break Condition
2, and Break Condition 1 are satisfied in that order.
Sequential break condition 4-3-2-1
Program is halted when Break Condition 4, Break Condition
3, Break Condition 2, and Break Condition 1 are satisfied in
that order.
Note:
Sequential breaks can be specified by the [Configuration] dialog box.
Notes on Setting the [Break Condition] Dialog Box and BREAKCONDITION_SET
Command:
1. When [Go to cursor], [Step In], [Step Over], or [Step Out] is selected, the settings of Break
Condition 4 are disabled.
2. Break Condition 4 is disabled when an instruction to which a BREAKPOINT has been set is
executed. Accordingly, do not set a BREAKPOINT to an instruction which satisfies Break
Condition 4.
3. When a Break Condition is satisfied, emulation may stop after two or more instructions have
been executed.
4. If a PC break before execution is set to the slot instruction after a delayed branch instruction,
user program execution cannot be terminated before the slot instruction execution; execution
stops before the branch destination instruction.
6.5.3
Notes on Setting the [Breakpoint] Dialog Box
1. When an odd address is set, the next lowest even address is used.
2. A BREAKPOINT is accomplished by replacing instructions. Accordingly, it can be set only
to the internal RAM area. However, a BREAKPOINT cannot be set to the following
addresses:
An address whose memory content is H'003B
An area other than the CS0 to CS6 areas and the internal RAM area
An instruction in which Break Condition 4 is satisfied
A slot instruction of a delayed branch instruction
In addition, do not perform memory write, BREAKPOINT, or download even if the memory
space can only be written by the MMU.
3. During step execution, a BREAKPOINT is disabled.