- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377002 > DSPCOMMPCIUM PCI Command Converter for DSP User＇s Manual PDF資料下載
參數(shù)資料
| 型號(hào)： | DSPCOMMPCIUM |
| 英文描述： | PCI Command Converter for DSP User＇s Manual |
| 中文描述： | 的PCI命令轉(zhuǎn)換為數(shù)字信號(hào)處理器用戶(hù)手冊(cè) |
| 文件頁(yè)數(shù)： | 41/70頁(yè) |
| 文件大?。?/td> | 550K |
| 代理商： | DSPCOMMPCIUM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
Host Computer Hardware
Motorola
Functional Description
3-9
Figure 3-7. Fan Out of TCK at Source
Either configuration above is equally valid. The choice will depend on practical
considerations related to each project, or a combination could be used.
JTAG signal TMS may also need some consideration. Although TMS is not subject to the
strict requirements as TCK, it is still important that TMS has settled to a valid level at the
rising edge of TCK.
3.1.8 Resetting Target DSP Devices.
The RESET signal and TRST signals from the command converter are typically connected
to all target devices on a JTAG chain. RESET and TRST are asserted by the ADS
command FORCE R. All devices on the JTAG chain handling the specified command
converter device are reset. Execution control is established immediately after deassertion
of TRST before any instructions are executed. The sequence of events is illustrated in
Figure 3-8. Because all targets on the JTAG chain are connected to the same RESET
signal, all devices enter reset. The JTAG controller is still active after deassertion of TRST
during reset, and while RESET is held low, the JTAG instruction DEBUG_REQ is
clocked in. When RESET is deasserted, the device is immediately in Debug mode, with no
instructions executed since releasing RESET.
Figure 3-8. Reset JTAG Device with RESET Signal
TCK
TCK
TCK
TCK
TCK
TCK
TCK
TCK
TCK
TCK
TCK
TCK
TCK
1
TCK
2
TCK
n
AA1951
RESET
INSTRUCTION
REGISTER
DEBUG_REQ
1
2
3
1
2
3
COMMAND CONVERTER
ASSERTS RESET. ALL
TARGETS ENTER RESET.
JTAG INSTRUCTION
DEBUG_REQUEST IS
LOADED.
COMMAND CONVERTER
RELEASES RESET. TARGETS
EXIT RESET IN DEBUG MODE.
AA1969
1
TRST
JTAG RESET
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSPG4001-71 | Telecommunication IC |
| DSPG5002 | Analog IC |
| DSPG5003 | Analog IC |
| DSPG5003-11 | Cell-Phone Circuit |
| DSPG5004 | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSPD374DB1 | 制造商:Freescale Semiconductor 功能描述:"D" ROM DAUGHTER CARD - Boxed Product (Development Kits) |
| DSPD56367AG150 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線(xiàn)寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSPD56371AF180 | 制造商:Freescale Semiconductor 功能描述: 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 181MHZ 181MIPS 80-PIN LQFP TRAY - Trays 制造商:Freescale Semiconductor 功能描述:AUDIO DSP |
| DSPD56374AE | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 150MHZ 150MIPS 52-PIN LQFP TRAY - Trays 制造商:Freescale Semiconductor 功能描述:56374 52LQFP ROM D 0-70 |
| DSPD56374AEC | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 150MHZ 150MIPS 52-PIN LQFP TRAY - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。