- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19361 > DSP56321VL200 (Freescale Semiconductor)IC DSP 24BIT 200MHZ 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP56321VL200 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 16/84頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 24BIT 200MHZ 196-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 126 |
| 系列： | DSP56K/Symphony |
| 類型： | 定點(diǎn) |
| 接口： | 主機(jī)接口，SSI，SCI |
| 時(shí)鐘速率： | 200MHz |
| 非易失內(nèi)存： | ROM（576 B） |
| 芯片上RAM： | 576kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.60V |
| 工作溫度： | -40°C ~ 100°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-FBGA |
| 供應(yīng)商設(shè)備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
AC Electrical Characteristics
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
2-3
2.4 AC Electrical Characteristics
The timing waveforms shown in the AC electrical characteristics section are tested with a VIL maximum of 0.3 V
and a VIH minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Notes 7
and 9 of the previous table. AC timing specifications, which are referenced to a device input signal, are measured in
production with respect to the 50 percent point of the respective input signal’s transition. DSP56321 output levels
are measured with the production test machine VOL and VOH reference levels set at 0.4 V and 2.4 V, respectively.
Note:
Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 16
MHz and rated speed with the DPLL enabled.
2.4.1
Internal Clocks
Internal supply current:
In Normal mode3
— at 200 MHz
— at 220 MHz
— at 240 MHz
— at 275 MHz
In Wait mode
4
In Stop mode5
ICCI
ICCW
ICCS
—
190
200
210
235
25
15
—
mA
Input capacitance
6
CIN
—
10
pF
Notes:
1.
Power-up sequence: During power-up, and throughout the DSP56321 operation, VCCQH voltage must always be higher or
equal to VCCQL voltage.
2.
Refers to MODA/IRQA, MODB/IRQB, MODC/IRQC, and MODD/IRQD pins.
3.
Section 4.3 provides a formula to compute the estimated current requirements in Normal mode. To obtain these results, all
inputs must be terminated (that is, not allowed to float). Measurements are based on synthetic intensive DSP benchmarks (see
Appendix A). The power consumption numbers in this specification are 90 percent of the measured results of this benchmark.
This reflects typical DSP applications.
4.
To obtain these results, all inputs must be terminated (that is, not allowed to float).
5.
To obtain these results, all inputs not disconnected at Stop mode must be terminated (that is, not allowed to float), and the
DPLL and on-chip crystal oscillator must be disabled.
6.
Periodically sampled and not 100 percent tested.
7.
VCCQH = 3.3 V ± 0.3 V, VCQLC = 1.6 V ± 0.1 V; TJ = –40°C to +100 °C, CL = 50 pF
8.
This characteristic does not apply to XTAL.
9.
Driving EXTAL to the low VIHX or the high VILX value may cause additional power consumption (DC current). To minimize
power consumption, the minimum VIHX should be no lower than
0.9
× VCCQH and the maximum VILX should be no higher than 0.1 × VCCQH.
Table 2-4.
Internal Clocks
Characteristics
Symbol
Expression
Min
Typ
Max
Internal operating frequency
With DPLL disabled
With DPLL enabled
f
—
Ef/2
(Ef
× MF)/(PDF × DF)
—
Internal clock cycle time
With DPLL disabled
With DPLL enabled
TC
—
2
× ET
C
ETC × PDF × DF/MF
—
Internal clock high period
With DPLL disabled
With DPLL enabled
TH
—
0.49
× TC
ETC
—
0.51
× TC
Table 2-3.
DC Electrical Characteristics7
Characteristics
Symbol
Min
Typ
Max
Unit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AGM30DRSN-S288 | CONN EDGECARD EXTEND 60POS .156 |
| IRS2168DPBF | IC PFC BALLAST CTLR ADV 16-PDIP |
| EP4CE6F17I8LN | IC CYCLONE IV E FPGA 6K 256FBGA |
| T525D227M004ATE025 | CAP TANT 220UF 4V 20% 2917 |
| TPSD686M016R0150 | CAP TANT 68UF 16V 20% 2917 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56321VL200R2 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSP56321VL220 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSP56321VL240 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSP56321VL275 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSP56321VL275 | 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor (DSP) IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。