參數(shù)資料
型號: DSP202JP
元件分類: 數(shù)字信號處理
英文描述: 16-bit fixed point DSP with Flash
中文描述: 具有閃存的 16 位定點 DSP
文件頁數(shù): 6/19頁
文件大?。?/td> 106K
代理商: DSP202JP
DSP201/202
6
DSP202 PIN CONFIGURATION
DSP202 PIN ASSIGNMENTS
PIN #
NAME
DESCRIPTION
1
2
3
4
5
6
7
8
V
MSBB
VOSB
AGNDB
VOUTB
V
D
+
V
D
+
RESET
–5V Analog Power.
Channel B MSB Adjust In.
Channel B VOS Adjust In.
Channel B Analog Ground.
Channel B Voltage Out.
+5V Digital Power.
+5V Digital Power.
Reset. If LOW, DAC output will be 0V after two
Convert Commands, and will remain there as long
as the Reset input is LOW. If HIGH, normal
operation proceeds. Two Convert Commands are
required after Reset goes from LOW to HIGH
before the output will relate to the input word.
Select Sync Format In. Tie HIGH for use with
Motorola and TI DSP ICs. Tie LOW for use with
AT&T DSP ICs.
Select Word Length In. If HIGH, DSP202 accepts
first 16 bits of data. If LOW, DSP202 accepts first
18 bits of data. Must be HIGH if CASC is HIGH.
Data Synchronization Output. Active HIGH when
SSF is HIGH, active LOW when SSF is LOW.
Data Transfer Clock Input.
Channel A Serial Data In. MSB first, Binary Two’s
Complement format. In Cascade Mode, connect to
SINB and to DSP IC output.
Channel B Serial Data In. MSB first, Binary Two’s
Complement format. In Cascade Mode, connect to
SINA and to DSP IC output.
Convert Command In. DAC is updated on falling
edge, and initiates clocking new data in.
Select Cascade Mode In. If HIGH, DSP202
accepts a 32-bit word, and uses the first 16 bits to
update channel A, and the second 16 bits to
update channel B. In Cascade Mode, SINA and
SINB are connected together. If CASC is LOW,
data is strobed into both channels on each clock
cycle.
Latch Enable In. If LOW, DAC output will be
latched with new data word on falling edge of
Convert Command. If HIGH, Convert Commands
will be ignored.
Digital Ground.
Digital Ground.
–5V Digital Power.
Channel A Voltage Out.
Channel A Analog Ground.
Channel A VOS Adjust In.
Channel A MSB Adjust In.
Trim Reference Out for MSB adjustments.
+5V Analog Power.
Digital Ground.
Analog Ground.
9
SSF
10
SWL
11
SYNC
12
13
XCLK
SINA
14
SINB
15
CONV
16
CASC
17
ENABLE
18
19
20
21
22
23
24
25
26
27
28
DGND
DGND
V
VOUTA
AGNDA
VOSA
MSBA
VPOT
V
+
DGND
AGND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V –
MSBB
VOSB
AGNDB
VOUTB
V +
V +
RESET
SSF
SWL
SYNC
XCLK
SINA
SINB
AGND
DGND
V +
VPOT
MSBA
VOSA
AGNDA
VOUTA
V –
DGND
DGND
ENABLE
CASC
CONV
DSP202
相關(guān)PDF資料
PDF描述
DSP202KP 16-bit fixed point DSP with Flash
DSP56004FJ81 SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
DSP56004ROM SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
DSP56721 SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors
DSPA56720AG SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP202KP 制造商:BB 制造商全稱:BB 功能描述:DSP-Compatible Single/Dual DIGITAL-TO-ANALOG CONVERTERS
DSP-204 制造商:SYNERGY 制造商全稱:SYNERGY MICROWAVE CORPORATION 功能描述:POWER DIVIDERS 0ì : 4-WAY
DSP-206 制造商:SYNERGY 制造商全稱:SYNERGY MICROWAVE CORPORATION 功能描述:POWER DIVIDERS 0ì : 4-WAY
DSP-207 制造商:SYNERGY 制造商全稱:SYNERGY MICROWAVE CORPORATION 功能描述:POWER DIVIDERS 0ì : 4-WAY
DSP-209 制造商:SYNERGY 制造商全稱:SYNERGY MICROWAVE CORPORATION 功能描述:POWER DIVIDERS 0ì : 2-WAY