參數(shù)資料
型號(hào): DSD1793DB
元件分類(lèi): DAC
英文描述: 24 BIT 192 KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER
中文描述: 24位192千赫采樣高級(jí)分段音頻立體聲數(shù)模轉(zhuǎn)換器
文件頁(yè)數(shù): 16/47頁(yè)
文件大?。?/td> 428K
代理商: DSD1793DB
DSD1793
SLES075A MARCH 2003 REVISED JANUARY 2004
www.ti.com
23
TIMING DIAGRAM
SDA
SCL
t(BUF)
t(D-SU)
t(D-HD)
Start
t(LOW)
t(S-HD)
t(SCL-F)
t(SCL-R)
t(HI)
Repeated Start
t(RS-SU)
t(RS-HD)
t(SDA-F)
t(SDA-R)
t(P-SU)
Stop
t(SP)
TIMING CHARACTERISTICS
PARAMETER
CONDITIONS
MIN
MAX
UNIT
f(SCL)
SCL clock frequency
Standard
100
kHz
f(SCL)
SCL clock frequency
Fast
400
kHz
t(BUF)
Bus free time between stop and start conditions
Standard
4.7
s
t(BUF)
Bus free time between stop and start conditions
Fast
1.3
s
t(LOW)
Low period of the SCL clock
Standard
4.7
s
t(LOW)
Low period of the SCL clock
Fast
1.3
s
t(HI)
High period of the SCL clock
Standard
4
s
t(HI)
High period of the SCL clock
Fast
600
ns
t(RS-SU)
Setup time for (repeated) start condition
Standard
4.7
s
t(RS-SU)
Setup time for (repeated) start condition
Fast
600
ns
t(S-HD)
Hold time for (repeated) start condition
Standard
4
s
t(RS-HD)
Hold time for (repeated) start condition
Fast
600
ns
t(D-SU)
Data setup time
Standard
250
ns
t(D-SU)
Data setup time
Fast
100
ns
t(D-HD)
Data hold time
Standard
0
900
ns
t(D-HD)
Data hold time
Fast
0
900
ns
t(SCL-R)
Rise time of SCL signal
Standard
20 + 0.1 CB
1000
ns
t(SCL-R)
Rise time of SCL signal
Fast
20 + 0.1 CB
300
ns
t(SCL-R1)
Rise time of SCL signal after a repeated start condition and after an
Standard
20 + 0.1 CB
1000
ns
t(SCL-R1)
Rise time of SCL signal after a repeated start condition and after an
acknowledge bit
Fast
20 + 0.1 CB
300
ns
t(SCL-F)
Fall time of SCL signal
Standard
20 + 0.1 CB
1000
ns
t(SCL-F)
Fall time of SCL signal
Fast
20 + 0.1 CB
300
ns
t(SDA-R)
Rise time of SDA signal
Standard
20 + 0.1 CB
1000
ns
t(SDA-R)
Rise time of SDA signal
Fast
20 + 0.1 CB
300
ns
t(SDA-F)
Fall time of SDA signal
Standard
20 + 0.1 CB
1000
ns
t(SDA-F)
Fall time of SDA signal
Fast
20 + 0.1 CB
300
ns
t(P-SU)
Setup time for stop condition
Standard
4
s
t(P-SU)
Setup time for stop condition
Fast
600
ns
C(B)
Capacitive load for SDA and SCL line
400
pF
t(SP)
Pulse duration of suppressed spike
Fast
50
ns
VNH
Noise margin at high level for each connected device (including hysteresis)
0.2 VDD
V
相關(guān)PDF資料
PDF描述
DSD1793DBR 24 BIT 192 KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER
DSKW3022 DC-DC REG PWR SUPPLY MODULE
DSS-2612-330R 1 ELEMENT, 33 uH, GENERAL PURPOSE INDUCTOR, SMD
DSS9NC51H223Q55J 1 FUNCTIONS, 50 V, 6 A, DATA LINE FILTER
DSS9NC52A101Q55J 1 FUNCTIONS, 100 V, 6 A, DATA LINE FILTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSD1793DBG4 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24B 192kHz Sampl Adv Segment Aud St DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類(lèi)型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
DSD1793DBR 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 192kHz Smplng Adv Stg Stereo DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類(lèi)型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
DSD1793DBRG4 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 192kHz Smplng Adv Stg Stereo DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類(lèi)型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
DSD1794 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:24-BIT, 192-kHz SAMPLING, ADVANCED SEGMENT, AUDIO STRRO DIGITAL-TO-ALALOG CONVERTER
DSD1794A 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:24-BIT,192-kHz SAMPLING, ADVANCED SEGMENT, AUDIO STEREO DIGITAL-TO-ANALOG CONVERTER