- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97870 > DS80C390-QNR (DALLAS SEMICONDUCTOR) 8-BIT, 40 MHz, MICROCONTROLLER, PQCC68 PDF資料下載
參數(shù)資料
| 型號： | DS80C390-QNR |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Microcontroller |
| 英文描述： | 8-BIT, 40 MHz, MICROCONTROLLER, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 17/58頁 |
| 文件大?。?/td> | 5486K |
| 代理商： | DS80C390-QNR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
DS80C390
24 of 58
110199
EXTERNAL RESET PINS
The DS80C390 has both reset input (RST) and reset output ( RSTOL ) pins. The RSTOL pin supplies an
active low Reset when the microprocessor is issued a Reset from either a high on the RST pin, a time out
of the watchdog timer, a crystal oscillator fail, or an internally detected power-fail. The timing of the
RSTOL
pin is dependent on the source of the reset.
Reset Type/Source
RSTOL
Duration
Power-on reset
65536 tCLCL (as described in Power Cycle Timing Characteristics)
External reset
< 1.25 machine cycles
Power fail
65536 tCLCL (as described in Power Cycle Timing Characteristics)
Watchdog timer reset
2 machine cycles
Oscillator fail detect
65536 tCLCL (as described in Power Cycle Timing Characteristics)
INTERRUPTS
The microcontroller provides 16 interrupt sources with three priority levels.
All interrupts, with the
exception of the Power Fail interrupt, are controlled by a series combination of individual enable bits and
a global interrupt enable EA (IE.7).
Setting EA to a 1 allows individual interrupts to be enabled.
Clearing EA disables all interrupts regardless of their individual enable settings.
The three available priority levels are low, high, and highest. The highest priority level is reserved for the
Power Fail Interrupt only. All other interrupt priority levels have individual priority bits that when set to
a 1 establish the particular interrupt as high priority. In addition to the user-selectable priorities, each
interrupt also has an inherent natural priority, used to determine the priority of simultaneously occurring
interrupts.
The available interrupt sources, their flags, their enables, their natural priority, and their
available priority selection bits are identified in the following table.
INTERRUPT SUMMARY Table 12
NAME
DESCRIPTION
VECTOR NATURAL
PRIORITY
FLAG BIT
ENABLE BIT
PRIORITY
CONTROL BIT
PFI
Power Fail Interrupt
33h
0
PFI(WDCON.4)
EPFI(WDCON.5)
N/A
INT0
External Interrupt 0
03h
1
IE0(TCON.1)**
EX0(IE.0)
PX0(IP.0)
TF0
Timer 0
0Bh
2
TF0(TCON.5)*
ET0(IE.1)
PT0(IP.1)
INT1
External Interrupt 1
13h
3
IE1(TCON.3)**
EX1(IE.2)
PX1(IP.2)
TF1
Timer 1
1Bh
4
TF1(TCON.7)*
ET1(IE.3)
PT1(IP.3)
SCON0
TI0 or RI0 from serial
port 0
23h
5
RI_0(SCON0.0)
TI_0(SCON0.1)
ES0(IE.4)
PS0(IP.4)
TF2
Timer 2
2Bh
6
TF2(T2CON.7)
ET2(IE.5)
PT2(IP.7)
SCON1
TI1 or RI1 from serial
port 1
3Bh
7
RI_1(SCON1.0)
TI_1(SCON1.1)
ES1(IE.6)
PS1(IP.6)
INT2
External Interrupt 2
43h
8
IE2 (EXIF.4)
EX2 (EIE.0)
PX2 (EIP.0)
INT3
External Interrupt 3
4Bh
9
IE3 (EXIF.5)
EX3 (EIE.1)
PX3 (EIP.1)
INT4
External Interrupt 4
53h
10
IE4 (EXIF.6)
EX4 (EIE.2)
PX4 (EIP.2)
INT5
External Interrupt 5
5Bh
11
IE5 (EXIF.7)
EX5 (EIE.3)
PX5 (EIP.3)
C0I
CAN0 Interrupt
6Bh
12
various
C0IE (EIE.6)
C0IP (EIP.6)
C1I
CAN1 Interrupt
73h
13
various
C1IE (EIE.5)
C1IP (EIP.5)
WDTI
Watchdog Timer
63h
14
WDIF (WDCON.3)
EWDI (EIE.4)
PWDI (EIP.4)
CANBUS
CAN0/1 Bus Activity
7Bh
15
various
CANBIE (EIE.7)
CANBIP (EIP.7)
Unless marked, all flags must be cleared by the application software.
*
Cleared automatically by hardware when the service routine is entered.
** If edge triggered, flag is cleared automatically by hardware when the service routine is entered. If
level triggered, flag follows the state of the interrupt pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS80C390-FNR | 8-BIT, 40 MHz, MICROCONTROLLER, PQFP64 |
| DS80CH11 | 8-BIT, MICROCONTROLLER, PQFP128 |
| DS83C530-ENL | 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQFP52 |
| DS87C530-ECL | 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQFP52 |
| DS87C520-MCL | 8-BIT, OTPROM, MICROCONTROLLER, PDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS80C390-QNR+ | 功能描述:8位微控制器 -MCU Dual CAN High-Speed RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| DS80C400 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Network Microcontroller |
| DS80C400_03 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Network Microcontroller |
| DS80C400_07 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Network Microcontroller |
| DS80C400_09 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Network Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。