- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376978 > DS5001FP-16 128k Soft Microprocessor Chip PDF資料下載
參數(shù)資料
| 型號： | DS5001FP-16 |
| 元件分類： | 微處理器 |
| 英文描述： | 128k Soft Microprocessor Chip |
| 中文描述： | 128K的軟微處理器芯片 |
| 文件頁數(shù)： | 4/26頁 |
| 文件大?。?/td> | 557K |
| 代理商： | DS5001FP-16 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
DS5001FP
4 of 26
PIN DESCRIPTION
80-PIN
MQFP
11, 9, 7,
5, 1, 79,
77, 75
15, 17,
19, 21,
25, 27,
29, 31
49, 50,
51, 56,
58, 60,
64, 66
44-PIN
MQFP
SIGNAL
DESCRIPTION
31
(P0.5)
P0.0–P0.7
General-Purpose I/O Port 0.
This port is open-drain and cannot drive a logic 1. It requires
external pullups. Port 0 is also the multiplexed expanded address/data bus. When used in
this mode, it does not require pullups.
44
(P1.3)
P1.0–P1.7
General-Purpose I/O Port 1
N/A
P2.0–P2.7
General-Purpose I/O Port 2.
Also serves as the MSB of the address in expanded memory
accesses, and as pins of the RPC mode when used.
36
8
P3.0 RXD
General-Purpose I/O Port Pin 3.0
. Also serves as the receive signal for the on board
UART. This pin should
not
be connected directly to a PC COM port.
38
10
P3.1 TXD
General-Purpose I/O Port Pin 3.1.
Also serves as the transmit signal for the on board
UART. This pin should
not
be connected directly to a PC COM port.
39
40
41
N/A
11
N/A
P3.2
INT0
P3.3
INT1
P3.4 T0
General-Purpose I/O Port Pin 3.2.
Also serves as the active-low external interrupt 0.
General-Purpose I/O Port Pin 3.3.
Also serves as the active-low external interrupt 1.
General-Purpose I/O Port Pin 3.4.
Also serves as the timer 0 input.
44
12
P3.5 T1
General-Purpose I/O Port Pin 3.5.
Also serves as the timer 1 input.
General-Purpose I/O Port Pin.
Also serves as the write strobe for expanded bus
operation.
General-Purpose I/O Port Pin.
Also serves as the read strobe for expanded bus operation.
Program Store Enable.
This active-low signal is used to enable an external program
memory when using the expanded bus. It is normally an output and should be unconnected
if not used.
PSEN
also is used to invoke the bootstrap loader. At this time,
PSEN
is pulled
down externally. This should only be done once the DS5001FP is already in a reset state.
The device that pulls down should be open drain since it must not interfere with
PSEN
under normal operation.
Active-High Reset Input.
A logic 1 applied to this pin will activate a reset state. This pin
is pulled down internally so this pin can be left unconnected if not used. An RC power-on
reset circuit is not needed and is
not
recommended.
Address Latch Enable.
Used to demultiplex the multiplexed expanded address/data bus
on port 0. This pin is normally connected to the clock input on a ’373 type transparent
latch.
XTAL2, XTAL1
. Used to connect an external crystal to the internal oscillator. XTAL1 is
the input to an inverting amplifier and XTAL2 is the output.
Logic Ground
45
13
P3.6
WR
46
N/A
P3.7
RD
68
25
PSEN
34
6
RST
70
27
ALE
47, 48
14, 15
XTAL2,
XTAL1
GND
52
16
13
39
VCC
V
CC
- +5V
12
38
VCCO
V
CCO
- V
CC
Output.
This is switched between V
CC
and V
LI
by internal circuits based on the
level of V
CC
. When power is above the lithium input, power will be drawn from V
CC
. The
lithium cell remains isolated from a load. When V
CC
is below V
LI
, the V
CCO
switches to the
V
LI
source. V
CCO
should be connected to the V
CC
pin of an SRAM.
54
17
VLI
Lithium Voltage Input.
Connect to a lithium cell greater than V
LIMIN
and no greater than
V
LImax
as shown in the electrical specifications. Nominal value is +3V.
53, 16,
8, 18,
80, 76,
4, 6, 20,
24, 26,
28, 30,
41, 36,
42, 32,
30, 34,
35, 43,
1, 2, 3,
4, 5, 7,
BA14–0
Byte-Wide Address-Bus Bits 14–0
. This bus is combined with the nonmultiplexed data
bus (BD7–0) to access NV SRAM. Decoding is performed using
CE1
through
CE4
.
Therefore, BA15 is not actually needed. Read/write access is controlled by R/
W
. BA14–0
connect directly to an 8k, 32k, or 128k SRAM. If an 8k RAM is used, BA13 and BA14 are
unconnected. If a 128k SRAM is used, the micro converts
CE2
and
CE3
to serve as A16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS5001FP-16N | 128k Soft Microprocessor Chip |
| DS5002FMN-16 | Secure Microprocessor Chip |
| DS5002FP | Secure Microprocessor Chip |
| DS5002FPM-16 | Secure Microprocessor Chip |
| DS52-0009 | Industrial Control IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS5001FP-16+ | 功能描述:微處理器 - MPU Soft MCU Chip RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| DS5001FP-16N | 功能描述:微處理器 - MPU Soft MCU Chip RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| DS5001FP-16N+ | 功能描述:微處理器 - MPU Soft MCU Chip RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| DS5001FPN08 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| DS5001FPN12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。