- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1995 > DS4M133D+33 (Maxim Integrated Products)IC OSC CLOCK 133.33MHZ 10-LCCC PDF資料下載
參數(shù)資料
| 型號： | DS4M133D+33 |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 6/7頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OSC CLOCK 133.33MHZ 10-LCCC |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 34 |
| 類型： | 時(shí)鐘振蕩器 |
| 頻率： | 133.33MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 電流 - 電源： | 74mA |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 10-LCCC 裸露焊盤 |
| 包裝： | 管件 |
| 供應(yīng)商設(shè)備封裝： | 10-LCCC |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁面： | 1433 (CN2011-ZH PDF) |
DS4M125/DS4M133/DS4M200
Detailed Description
The DS4M125/DS4M133/DS4M200 consist of an oscil-
lator designed to oscillate with a fundamental-mode
crystal and a PLL to synthesize the base frequency with
its ±5% deviations. The output interface is either
LVPECL or LVDS.
The ±5% frequency deviation is controlled through a
three-level margining select (MS) pin. This three-state
input pin accepts a three-level voltage signal to control
the output frequency. In a low-level state, the output
frequency is set to the nominal frequency. When set to
a high-level state, the frequency output is set to the
nominal frequency plus 5%. When set to the mid-level
state, the frequency output is equal to the nominal fre-
quency minus 5%. The MS pin has an internal 100k
Ω
pulldown resistor. When the pin is left floating, the
devices output a nominal frequency.
The devices are available with either LVDS or LVPECL
output drivers. When the OE signal is low, the LVPECL
output driver is turned off and the output voltage goes
to the PECL_BIAS level of VCC - 2.0V, while the LVDS
outputs are a logical one. The OE pin has an internal
100k
Ω pullup resistor. When the pin is left floating, the
device output is active.
3.3V Margining Clock Oscillator with
LVPECL/LVDS Output
6
_______________________________________________________________________________________
DIVP
DIVFB
X1
X2
THREE-
STATE
PHASE
DET
FILTER
LC-VCO
THREE-
LEVEL
DECODER
DIVOUT
OUTSELN
FREQUENCY SELECTION
OUTDRV
VCC
OE
OUTP
OUTN
MS
GND
DS4M125/
DS4M133/
DS4M200
Figure 1. Functional Diagram
OE
OUTP
tP1A
tPA1
0.7 x VCC
0.3 x VCC
OUTN
Figure 2. LVDS Output Timing Diagram When OE Is Enabled
and Disabled
OE
OUTP
PECL_BIAS
OUTN
0.7 x VCC
0.3 x VCC
tPAZ
tPZA
Figure 3. LVPECL Output Timing Diagram When OE Is Enabled
and Disabled
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS8005-RRX+ | SMART CARD AFE DUAL 28SOIC |
| DSD1792DB | IC 24BIT STEREO AUD DAC 28-SSOP |
| EL5001IRE-T7 | IC CLOCK DRIVER 6-CHAN 20-HTSSOP |
| FT10001L6X | IC RESET TIMER 6-MICROPAK |
| FT3001MPX | IC RESET TIMER 8-MLP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS4M133P+33 | 功能描述:標(biāo)準(zhǔn)時(shí)鐘振蕩器 3.3V Margining Clock w/LVPECL/LVDS Output RoHS:否 制造商:AVX 產(chǎn)品:Standard Clock Oscillators 封裝 / 箱體:7 mm x 5 mm 頻率:75 MHz 頻率穩(wěn)定性:50 PPM 電源電壓:2.5 V 負(fù)載電容: 端接類型:SMD/SMT 最小工作溫度:0 C 最大工作溫度:+ 70 C 輸出格式:LVDS 尺寸: 封裝:Reel 系列: |
| DS4M200D+33 | 功能描述:標(biāo)準(zhǔn)時(shí)鐘振蕩器 3.3V Margining Clock w/LVPECL/LVDS Output RoHS:否 制造商:AVX 產(chǎn)品:Standard Clock Oscillators 封裝 / 箱體:7 mm x 5 mm 頻率:75 MHz 頻率穩(wěn)定性:50 PPM 電源電壓:2.5 V 負(fù)載電容: 端接類型:SMD/SMT 最小工作溫度:0 C 最大工作溫度:+ 70 C 輸出格式:LVDS 尺寸: 封裝:Reel 系列: |
| DS4M200P+33 | 功能描述:標(biāo)準(zhǔn)時(shí)鐘振蕩器 3.3V Margining Clock w/LVPECL/LVDS Output RoHS:否 制造商:AVX 產(chǎn)品:Standard Clock Oscillators 封裝 / 箱體:7 mm x 5 mm 頻率:75 MHz 頻率穩(wěn)定性:50 PPM 電源電壓:2.5 V 負(fù)載電容: 端接類型:SMD/SMT 最小工作溫度:0 C 最大工作溫度:+ 70 C 輸出格式:LVDS 尺寸: 封裝:Reel 系列: |
| DS4-M-DC12V | 制造商:AROMAT 功能描述: 制造商:Panasonic Electric Works 功能描述: |
| DS4-M-DC5V | 制造商:Panasonic Electric Works 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。