- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1995 > DS4432U+ (Maxim Integrated Products)IC DAC 7BIT 2CH 5.5V 8-MSOP PDF資料下載
參數(shù)資料
| 型號： | DS4432U+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 7/9頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 7BIT 2CH 5.5V 8-MSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 7 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-uMAX |
| 包裝： | 散裝 |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | * |
| 產(chǎn)品目錄頁面： | 1392 (CN2011-ZH PDF) |
DS4432
Dual-Channel, I2C, 7-Bit Sink/Source
Current DAC
_______________________________________________________________________________________
7
SCL
NOTE: TIMING IS REFERENCED TO VIL(MAX) AND VIH(MIN).
SDA
STOP
START
REPEATED
START
tBUF
tHD:STA
tHD:DAT
tSU:DAT
tSU:STO
tHD:STA
tSP
tSU:STA
tHIGH
tR
tF
tLOW
Slave Devices: Slave devices send and receive
data at the master’s request.
Bus Idle or Not Busy: Time between STOP and
START conditions when both SDA and SCL are inac-
tive and in their logic-high states. When the bus is
idle it often initiates a low-power mode for slave
devices.
START Condition: A START condition is generated
by the master to initiate a new data transfer with a
slave. Transitioning SDA from high to low while SCL
remains high generates a START condition. See
Figure 1 for applicable timing.
STOP Condition: A STOP condition is generated by
the master to end a data transfer with a slave.
Transitioning SDA from low to high while SCL
remains high generates a STOP condition. See
Figure 1 for applicable timing.
Repeated START Condition: The master can use a
repeated START condition at the end of one data
transfer to indicate that it will immediately initiate a
new data transfer following the current one. Repeated
STARTs are commonly used during read operations
to identify a specific memory address to begin a data
transfer. A repeated START condition is issued identi-
cally to a normal START condition. See Figure 1 for
applicable timing.
Bit Write: Transitions of SDA must occur during the
low state of SCL. The data on SDA must remain valid
and unchanged during the entire high pulse of SCL,
plus the setup and hold time requirements (Figure 1).
Data is shifted into the device during the rising edge
of the SCL.
Bit Read: At the end of a write operation, the master
must release the SDA bus line for the proper amount
of setup time (Figure 1) before the next rising edge of
SCL during a bit read. The device shifts out each bit of
data on SDA at the falling edge of the previous SCL
pulse and the data bit is valid at the rising edge of the
current SCL pulse. Remember that the master gener-
ates all SCL clock pulses, including when it is reading
bits from the slave.
Acknowledgement (ACK and NACK): An
Acknowledgement (ACK) or Not Acknowledge
(NACK) is always the ninth bit transmitted during a
byte transfer. The device receiving data (the master
during a read or the slave during a write operation)
performs an ACK by transmitting a zero during the
ninth bit. A device performs a NACK by transmitting
a one during the ninth bit. Timing for the ACK and
NACK is identical to all other bit writes (Figure 2). An
ACK is the acknowledgement that the device is
properly receiving data. A NACK is used to termi-
nate a read sequence or as an indication that the
device is not receiving data.
Byte Write: A byte write consists of 8 bits of informa-
tion transferred from the master to the slave (most sig-
nificant bit first) plus a 1-bit acknowledgement from
the slave to the master. The 8 bits transmitted by the
master are done according to the bit-write definition,
and the acknowledgement is read using the bit-read
definition.
Figure 1. I2C Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS4625P+150/200 | IC OSC CLOCK 200MHZ 10-LCCC |
| DS4M133D+33 | IC OSC CLOCK 133.33MHZ 10-LCCC |
| DS8005-RRX+ | SMART CARD AFE DUAL 28SOIC |
| DSD1792DB | IC 24BIT STEREO AUD DAC 28-SSOP |
| EL5001IRE-T7 | IC CLOCK DRIVER 6-CHAN 20-HTSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS4432U+ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2Ch I2C Adj Sink-Source RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DS4432U+T&R | 制造商:Maxim Integrated Products 功能描述:DUAL-CHANNEL, I?C ADJUSTABLE SINK/SOURCE CURRENT DAC - Tape and Reel 制造商:Maxim Integrated Products 功能描述:MXMDS4432U+T&R DUAL-CHANNEL, I?°?C ADJUSTA 制造商:Maxim Integrated Products 功能描述:IC DAC 7BIT 2CH 5.5V 8-MSOP |
| DS4432U+T&R | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2Ch I2C Adj Sink-Source RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DS4432U+TR | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Dual-Channel, I2C, 7-Bit Sink/Source Current DAC |
| DS446 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Very High-Speed Switching Diode |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。