
____________________________________________________ DS34T101, DS34T102, DS34T104, DS34T108
203 of 366
11.4.10 Receive Line CAS
The base address for the TDMoP Rx line CAS register space is 0x40,000. These read-only registers allow the CPU
to examine the state of the CAS signaling recovered from received packets and transmitted out of the TDMoP
block on the TDMn_TSIG signals (i.e. toward the signal cross-connection block and the framers). See section
10.6.5.2 for more details. When Rx line CAS bits change, an interrupt is generated. The
Rx_CAS_change registers
in the Error! Reference source not found. indicate which timeslots have changed CAS bits.
In the register descriptions in this section, the index port indicates port number: 1-8 for DS34T108, 1-4 for
DS34T104, 1-2 for DS34T102, 1 only for DS34T101. The index ts indicates timeslot number: 0 to 31.
Table 11-11. Receive Line CAS Registers
Addr
Offset
Register Name
Description
Page
Port 1
0x000
CAS signaling for timeslot 0 for Port 1
0x000+ts*4
CAS signaling for timeslot ts for Port 1
0x07C
CAS signaling for timeslot 31 for Port 1
Port 2
0x080
CAS signaling for timeslot 0 for Port 2
0x080+ts*4
CAS signaling for timeslot ts for Port 2
0x0FC
CAS signaling for timeslot 31 for Port 2
Port 3
0x100
CAS signaling for timeslot 0 for Port 3
0x100+ts*4
CAS signaling for timeslot ts for Port 3
0x17C
CAS signaling for timeslot 31 for Port 3
Port 4
0x180
CAS signaling for timeslot 0 for Port 4
0x180+ts*4
CAS signaling for timeslot ts for Port 4
0x1FC
CAS signaling for timeslot 31 for Port 4
Port 5
0x200
CAS signaling for timeslot 0 for Port 5
0x200+ts*4
CAS signaling for timeslot ts for Port 5
0x27C
CAS signaling for timeslot 31 for Port 5
Port 6
0x280
CAS signaling for timeslot 0 for Port 6
0x280+ts*4
CAS signaling for timeslot ts for Port 6
0x2FC
CAS signaling for timeslot 31 for Port 6
Port 7
0x300
CAS signaling for timeslot 0 for Port 7
0x300+ts*4
CAS signaling for timeslot ts for Port 7
0x37C
CAS signaling for timeslot 31 for Port 7
Port 8
0x380
CAS signaling for timeslot 0 for Port 8
0x380+ts*4
CAS signaling for timeslot ts for Port 8
0x3FC
CAS signaling for timeslot 31 for Port 8
Rx_Line_CAS 0x000+(port-1)*0x80+ts*4
Bits
Data Element Name
R/W
Reset
Value
Description
[31:4]
Reserved
-
0x0
Must be set to zero
[3:0]
Rx_CAS
RO
None
CAS signaling (ABCD) towards TDMn_TSIG