- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9307 > DS32C35-33IND# (Maxim Integrated Products)IC RTC W/TCXO 20-SOIC PDF資料下載
參數(shù)資料
| 型號： | DS32C35-33IND# |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 3/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RTC W/TCXO 20-SOIC |
| 產(chǎn)品變化通告： | Product Discontinuation 28/Nov/2011 |
| 標(biāo)準(zhǔn)包裝： | 37 |
| 類型： | 時鐘/日歷 |
| 特點(diǎn)： | 警報器，F(xiàn)RAM，閏年，方波輸出，TCXO/晶體 |
| 存儲容量： | 8KB |
| 時間格式： | HH:MM:SS（12/24 小時） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 2.7 V ~ 3.63 V |
| 電壓 - 電源，電池： | 2.3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 1433 (CN2011-ZH PDF) |
DS32B35/DS32C35
Accurate I2C RTC with Integrated
TCXO/Crystal/FRAM
____________________________________________________________________
11
troller resets, the RTC I2C interface may be placed into
a known state by toggling SCL until SDA is observed to
be at a high level. At that point the microcontroller
should pull SDA low while SCL is high, generating a
START condition.
FRAM
The serial FRAM memory is logically organized as a
2048 x 8 or 8192 x 8 memory array and is accessed
using the I2C interface. Functional operation of the
FRAM is similar to serial EEPROMs with the major dif-
ference being its superior performance on writes. The
memory is read or written at the speed of the I2C inter-
face. It is not necessary to poll the device for a ready
condition during writes.
Due to the different memory densities, the I2C address-
ing technique is different for each version of the device.
See the
I2C Serial Data Bus section for details.
Warning: The FRAM does not inhibit reads or writes
when VCC is below the minimum operating voltage.
FRAM reads are destructive, that is, when a read is
performed, the device internally writes the memory
back to the original value. The FRAM must not be read
or written when VCC is below the minimum operating
voltage; otherwise, the memory cells may not be fully
programmed, and the data may not be retained.
RTC Address Map
Table 3 shows the RTC address map for the timekeep-
ing registers. During a multibyte access, when the
address pointer reaches the end of the register space,
it wraps around to location 00h. On an I2C START or
address pointer incrementing to location 00h, the cur-
rent time is transferred to a second set of registers. The
time information is read from these secondary registers,
while the clock continues to run. This eliminates the
need to reread the registers in case the main registers
update during a read.
Clock and Calendar
The time and calendar information is obtained by read-
ing the appropriate register bytes. Table 3 illustrates the
RTC registers. The time and calendar data are set or ini-
tialized by writing the appropriate register bytes. The con-
tents of the time and calendar registers are in the
binary-coded decimal (BCD) format. The device can be
run in either 12-hour or 24-hour mode. Bit 6 of the hours
register is defined as the 12- or 24-hour mode select bit.
When high, the 12-hour mode is selected. In the 12-hour
mode, bit 5 is the AM/PM bit with logic-high being PM. In
the 24-hour mode, bit 5 is the 20-hour bit (20 to 23 hours).
The century bit (bit 7 of the month register) is toggled
when the years register overflows from 99 to 00.
The day-of-week register increments at midnight.
Values that correspond to the day of week are user-
defined but must be sequential (i.e., if 1 equals
Sunday, then 2 equals Monday, and so on). Illogical
time and date entries result in undefined operation.
When reading or writing the time and date registers, sec-
ondary (user) buffers are used to prevent errors when
the internal registers update. When reading the time and
date registers, the user buffers are synchronized to the
internal registers on any START and when the register
pointer rolls over to zero. The time information is read
from these secondary registers while the clock continues
to run. This eliminates the need to reread the registers in
case the main registers update during a read.
The countdown chain is reset whenever the seconds
register is written. Write transfers occur on the acknowl-
edge from the device. Once the countdown chain is
reset, to avoid rollover issues the remaining time and
date registers must be written within 1 second. The 1Hz
square-wave output, if enabled, transitions high 500ms
after the seconds data transfer, provided that the oscil-
lator is already running.
DEVICE
SLAVE ADDRESS
DS32B35
1010 A10A9A8R
DS32C35
1010 000R
R = Read/write select bit
Table 2. Memory Slave Address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS32C35-33# | IC RTC W/TCXO 20-SOIC |
| AD5259BCPZ10-R7 | IC POT DGTL 10K 256POS 10LFCSP |
| DS32B35-33# | IC RTC W/TCXO 20-SOIC |
| MS3112E22-41S | CONN RCPT 41POS BOX MNT W/SCKT |
| MS27473T22B21SC | CONN PLUG 21POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS32C35-33IND# | 功能描述:實(shí)時時鐘 w/Integrated TCXO/Crystal/FRAM RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS32EL0124 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:125 MHz . 312.5 MHz Deserializer with DDR LVDS Parallel Interface |
| DS32EL0124_0807 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:125 MHz . 312.5 MHz Deserializer with DDR LVDS Parallel Interface |
| DS32EL0124_09 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:125 MHz- 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface |
| DS32EL0124SQ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:125 MHz- 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。