- 您現(xiàn)在的位置：買賣IC網 > PDF目錄376976 > DS3253N Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs PDF資料下載
參數(shù)資料
| 型號： | DS3253N |
| 英文描述： | Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs |
| 中文描述： | 單/雙/三/四DS3/E3/STS-1柳斯 |
| 文件頁數(shù)： | 43/71頁 |
| 文件大?。?/td> | 925K |
| 代理商： | DS3253N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
DS3251/DS3252/DS3253/DS3254
43 of 71
SAMPLE/PRELOAD.
SAMPLE/RELOAD is a mandatory instruction for the IEEE 1149.1 specification. This
instruction supports two functions. The digital I/Os of the device can be sampled at the boundary scan register
without interfering with the device’s normal operation by using the Capture-DR state. SAMPLE/PRELOAD also
allows the DS325x to shift data into the boundary scan register through JTDI using the Shift-DR state.
EXTEST.
EXTEST allows testing of the interconnections to the device. When the EXTEST instruction is latched in
the instruction register, the following actions occur. Once enabled through the Update-IR state, the parallel outputs
of the digital output pins are driven. The boundary scan register is connected between JTDI and JTDO. The
Capture-DR samples all digital inputs into the boundary scan register.
BYPASS.
When the BYPASS instruction is latched into the parallel instruction register, JTDI connects to JTDO
through the 1-bit bypass test register. This allows data to pass from JTDI to JTDO without affecting the device’s
normal operation.
IDCODE.
When the IDCODE instruction is latched into the parallel instruction register, the identification test
register is selected. The device identification code is loaded into the identification register on the rising edge of
JTCLK, following entry into the Capture-DR state. Shift-DR can be used to shift the identification code out serially
through JTDO. During Test-Logic-Reset, the identification code is forced into the instruction register’s parallel
output.
HIGHZ.
All digital outputs are placed into a high-impedance state. The bypass register is connected between JTDI
and JTDO.
CLAMP.
All digital output pins output data from the boundary scan parallel output while connecting the bypass
register between JTDI and JTDO. The outputs do not change during the CLAMP instruction.
Table 16-B. JTAG ID Code
PART
REVISION
DEVICE CODE
MANUFACTURER
CODE
00010100001
00010100001
00010100001
00010100001
REQUIRED
DS3251
DS3252
DS3253
DS3254
Consult factory
Consult factory
Consult factory
Consult factory
0000000000101100
0000000000101101
0000000000101110
0000000000101111
1
1
1
1
16.4 JTAG Test Registers
IEEE 1149.1 requires a minimum of two test registers—the bypass register and the boundary scan register. An
optional test register, the identification register, has been included in the device design. It is used with the IDCODE
instruction and the Test-Logic-Reset state of the TAP controller.
Bypass Register.
This is a single 1-bit shift register used with the BYPASS, CLAMP, and HIGHZ instructions,
which provide a short path between JTDI and JTDO.
Boundary Scan Register.
and digital I/O cells. DS325x BSDL files are available at www.maxim-ic.com/TechSupport/telecom/bsdl.htm
.
Identification Register.
This register contains a 32-bit shift register and a 32-bit latched parallel output. It is
selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state.
相關PDF資料 |
PDF描述 |
|---|---|
| DS3254 | Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs |
| DS3254N | Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs |
| DS327PIN | Industrial Control IC |
| DSS327 | Industrial Control IC |
| DS328PIN | Analog IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS3253N# | 功能描述:網絡控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3253N+ | 功能描述:網絡控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3253NA3 | 制造商:Maxim Integrated Products 功能描述:DS3253 REV A3 - Rail/Tube |
| DS3254 | 功能描述:網絡控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3254+ | 功能描述:網絡控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。