- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11542 > DS21Q42T (Maxim Integrated Products)IC FRAMER ENHANCED T1 4X 128TQFP PDF資料下載
參數(shù)資料
| 型號： | DS21Q42T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 88/116頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRAMER ENHANCED T1 4X 128TQFP |
| 標準包裝： | 72 |
| 控制器類型： | T1 調(diào)幀器 |
| 接口： | 并行/串行 |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 電流 - 電源： | 75mA |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-LQFP（14x20） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁當前第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
DS21Q42
73 of 116
15.2.4 D4/SLC–96 OPERATION
In the D4 framing mode, the framer uses the TFDL register to insert the Fs framing pattern. To allow the
device to properly insert the Fs framing pattern, the TFDL register at address 7Eh must be programmed to
1Ch and the following bits must be programmed as shown: TCR1.2=0 (source Fs data from the TFDL
register) CCR2.5=1 (allow the TFDL register to load on multiframe boundaries)
Since the SLC–96 message fields share the Fs–bit position, the user can access the these message fields
via the TFDL and RFDL registers. Please see the separate Application Note for a detailed description of
how to implement a SLC–96
16.
PROGRAMMABLE IN-BAND CODE GENERATION AND DETECTION
Each framer in the DS21Q42 has the ability to generate and detect a repeating bit pattern that is from one
to eight bits in length. To transmit a pattern, the user will load the pattern to be sent into the Transmit
Code Definition (TCD) register and select the proper length of the pattern by setting the TC0 and TC1
bits in the In–Band Code Control (IBCC) register. Once this is accomplished, the pattern will be
transmitted as long as the TLOOP control bit (CCR3.1) is enabled. Normally (unless the transmit
formatter is programmed to not insert the F–bit position) the framer will overwrite the repeating pattern
once every 193 bits to allow the F–bit position to be sent. See Figure 20-15 for more details. As an
example, if the user wished to transmit the standard “l(fā)oop up” code for Channel Service Units which is a
repeating pattern of ...10000100001... then 80h would be loaded into TDR and the length would set to 5
bits.
Each framer can detect two separate repeating patterns to allow for both a “l(fā)oop up” code and a “l(fā)oop
down” code to be detected. The user will program the codes to be detected in the Receive Up Code
Definition (RUPCD) register and the Receive Down Code Definition (RDNCD) register and the length of
each pattern will be selected via the IBCC register. The framer will detect repeating pattern codes in both
framed and unframed circumstances with bit error rates as high as 10**–2. The code detector has a
nominal integration period of 48 ms. Hence, after about 48 ms of receiving either code, the proper status
bit (LUP at SR1.7 and LDN at SR1.6) will be set to a one. Normally codes are sent for a period of
5 seconds. it is recommend that the software poll the framer every 100 ms to 1000 ms until 5 seconds has
relapsed to insure that the code is continuously present.
IBCC: IN–BAND CODE CONTROL REGISTER (Address=12 Hex)
(MSB)
(LSB)
TC1
TC0
RUP2
RUP1
RUP0
RDN2
RDN1
RDN0
SYMBOL
POSITION
NAME AND DESCRIPTION
TC1
IBCC.7
Transmit Code Length Definition Bit 1. See Table 16–1
TC0
IBCC.6
Transmit Code Length Definition Bit 0. See Table 16–1
RUP2
IBCC.5
Receive Up Code Length Definition Bit 2. See Table 16–2
RUP1
IBCC.4
Receive Up Code Length Definition Bit 1. See Table 16–2
RUP0
IBCC.3
Receive Up Code Length Definition Bit 0. See Table 16–2
RDN2
IBCC.2
Receive Down Code Length Definition Bit 2. See Table 16–2
RDN1
IBCC.1
Receive Down Code Length Definition Bit 1. See Table 16–2
RDN0
IBCC.0
Receive Down Code Length Definition Bit 0. See Table 16–2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V72A28C400B | CONVERTER MOD DC/DC 28V 400W |
| DS21Q44T | IC FRAMER ENHANCED E1 4X 128TQFP |
| V72A24C400BF | CONVERTER MOD DC/DC 24V 400W |
| XCCACE-TQ144I | IC ACE CONTROLLER CHIP |
| VI-21W-IY-B1 | CONVERTER MOD DC/DC 5.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS21Q42T+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Enhanced Quad T1 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q42TN | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Enhanced Quad T1 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q43A | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Quad E1 Framer |
| DS21Q43AT | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q43AT+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。