
DS21455/DS21458 Quad T1/E1/J1 Transceivers
5 of 270
24.5.1
24.5.2
24.6
D4/SLC–96 O
PERATION
................................................................................................. 157
25.
LINE INTERFACE UNIT (LIU)....................................................................................................................158
25.1
LIU O
PERATION
.............................................................................................................. 159
25.2
LIU R
ECEIVER
................................................................................................................ 159
25.2.1
Receive Level Indicator
................................................................................................160
25.2.2
Receive G.703 Section 10 Synchronization Signal
.................................................160
25.2.3
Monitor Mode
.................................................................................................................160
25.3
LIU T
RANSMITTER
........................................................................................................... 161
25.3.1
Transmit Short-Circuit Detector/Limiter
.....................................................................161
25.3.2
Transmit Open-Circuit Detector
..................................................................................161
25.3.3
Transmit BPV Error Insertion
......................................................................................162
25.3.4
Transmit G.703 Section 10 Synchronization Signal (E1 Mode)
.............................162
25.4
MCLK P
RESCALER
......................................................................................................... 162
25.5
J
ITTER
A
TTENUATOR
....................................................................................................... 162
25.6
CMI (C
ODE
M
ARK
I
NVERSION
) O
PTION
............................................................................ 163
25.7
LIU C
ONTROL
R
EGISTERS
............................................................................................... 164
25.8
R
ECOMMENDED
C
IRCUITS
................................................................................................ 173
25.9
C
OMPONENT
S
PECIFICATIONS
.......................................................................................... 175
26.
PROGRAMMABLE IN-BAND LOOP CODE GENERATION AND DETECTION......................................179
27.
BERT FUNCTION.......................................................................................................................................186
27.1
BERT R
EGISTER
D
ESCRIPTION
....................................................................................... 187
27.2
BERT R
EPETITIVE
P
ATTERN
S
ET
..................................................................................... 192
27.3
BERT B
IT
C
OUNTER
....................................................................................................... 193
27.4
BERT E
RROR
C
OUNTER
................................................................................................. 194
28.
PAYLOAD ERROR INSERTION FUNCTION ............................................................................................195
28.1
N
UMBER
O
F
E
RROR
R
EGISTERS
...................................................................................... 197
28.1.1
Number Of Errors Left Register
..................................................................................198
29.
INTERLEAVED PCM BUS OPERATION...................................................................................................199
29.1
C
HANNEL
I
NTERLEAVE
M
ODE
........................................................................................... 199
29.2
F
RAME
I
NTERLEAVE
M
ODE
............................................................................................... 199
30.
EXTENDED SYSTEM INFORMATION BUS (ESIB)..................................................................................202
31.
PROGRAMMABLE BACKPLANE CLOCK SYNTHESIZER.....................................................................208
32.
FRACTIONAL T1/E1 SUPPORT................................................................................................................209
33.
USER-PROGRAMMABLE OUTPUT PINS ................................................................................................210
34.
TRANSMIT FLOW DIAGRAMS..................................................................................................................211
35.
JTAG-BOUNDARY-SCAN ARCHITECTURE AND TEST-ACCESS PORT .............................................216
35.1
I
NSTRUCTION
R
EGISTER
.................................................................................................. 220
35.2
T
EST
R
EGISTERS
............................................................................................................. 222
35.3
B
OUNDARY
S
CAN
R
EGISTER
............................................................................................ 222
35.4
B
YPASS
R
EGISTER
.......................................................................................................... 222
35.5
I
DENTIFICATION
R
EGISTER
............................................................................................... 222
36.
FUNCTIONAL TIMING DIAGRAMS...........................................................................................................228
36.1
T1 M
ODE
........................................................................................................................ 228
36.2
E1 M
ODE
........................................................................................................................ 238
37.
OPERATING PARAMETERS.....................................................................................................................251
38.
AC TIMING PARAMETERS AND DIAGRAMS..........................................................................................253
38.1
M
ULTIPLEXED
B
US
AC C
HARACTERISTICS
........................................................................ 253
38.2
N
ONMULTIPLEXED
B
US
AC C
HARACTERISTICS
................................................................. 256
38.3
R
ECEIVE
S
IDE
AC C
HARACTERISTICS
.............................................................................. 259
38.4
T
RANSMIT
AC C
HARACTERISTICS
.................................................................................... 265
39.
PACKAGE INFORMATION........................................................................................................................269
Receive Section
............................................................................................................155
Transmit Section
...........................................................................................................157