- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379182 > DS2143 E1/ISDN-PRI framing transceiver PDF資料下載
參數(shù)資料
| 型號： | DS2143 |
| 英文描述： | E1/ISDN-PRI framing transceiver |
| 中文描述： | E1控制器 |
| 文件頁數(shù)： | 5/44頁 |
| 文件大小： | 552K |
| 代理商： | DS2143 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
DS2143/DS2143Q
5 of 44
PIN
29
SYMBOL
LI_SDI
TYPE
O
DESCRIPTION
Serial Port Data for the Line Interface
. Connects directly to the
SDI input pin on the line interface. See Sections 12 and 13 for
timing details.
Serial Port Clock for the Line Interface
. Connects directly to the
SCLK input pin on the line interface. See Sections 12 and 13 for
timing details.
Serial Port Chip Select for the Line Interface.
Connects directly
to the
CS
input pin on the line interface. See Sections 12 and 13 for
timing details.
Receive/Transmit Channel Block
. A user programmable output
that can be forced high or low during any of the 32 E1 channels.
Useful for blocking clocks to a serial UART or LAPD controller in
applications where not all E1 channels are used such as Fractional
E1 or ISDN-PRI. Also useful for locating individual channels in
drop-and-insert applications. See Sections 9 and 13 for details.
Receive Loss of Sync/Loss of Transmit Clock
. A dual function
output. If TCR2.0=0, then this pin will toggle high when the
synchronizer is searching for the E1 frame and multiframe. If
TCR2.0=1, then this pin will toggle high if the TCLK pin has not
toggled for 5
μ
s.
Receive Alarm Interrupt 2
. Flags host controller during conditions
defined in Status Register 2. Active low, open drain output.
Receive Alarm Interrupt 1
. Flags host controller during alarm
conditions defined in Status Register 1. Active low, open drain
output.
Transmit Link Clock
. 4 kHz to 20 kHz demand clock for the
TLINK input. Controlled by TCR2. See Section 13 for timing
details.
Transmit Link Data
. If enabled, this pin will be sampled on the
falling edge of TCLK to insert Sa bits. See Section 13 for timing
details.
Transmit Sync
. A pulse at this pin will establish either frame or
CAS multiframe boundaries for the DS2143. Via TCR1.1, the
DS2143 can be programmed to output either a frame or multiframe
pulse at this pin. See Section 13 for timing details.
Positive Supply.
5.0 volts.
30
LI_CLK
O
31
LI_
CS
O
32
33
RCHBLK
TCHBLK
O
34
RLOS/LOTC
O
35
INT2
O
36
INT1
O
37
TLCLK
O
38
TLINK
I
39
TSYNC
I/O
40
VDD
-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2143Q | E1/ISDN-PRI framing transceiver |
| DS21455 | Quad T1/E1/J1 Transceivers |
| DS21455N | Quad T1/E1/J1 Transceivers |
| DS21458 | Quad T1/E1/J1 Transceivers |
| DS21458N | Quad T1/E1/J1 Transceivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2143N | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC E1 Controller w/Elastic Store RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2143Q | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2143Q/T&R | 制造商:Maxim Integrated Products 功能描述:IC CONTROLLER E1 5V LP 44-PLCC 制造商:Maxim Integrated Products 功能描述:Network Controller & Processor ICs E1 Controller w/Elastic Store |
| DS2143Q/T&R | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC E1 Controller w/Elastic Store RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2143Q+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC E1 Controller w/Elastic Store RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。