- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11007 > DS21372T+ (Maxim Integrated Products)IC TESTER BIT ERROR 3.3V 32-TQFP PDF資料下載
參數(shù)資料
| 型號： | DS21372T+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 21/22頁 |
| 文件大小： | 0K |
| 描述： | IC TESTER BIT ERROR 3.3V 32-TQFP |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 250 |
| 功能： | 位誤碼率測試器（BERT） |
| 接口： | T1 |
| 電路數(shù)： | 1 |
| 電源電壓： | 3 V ~ 3.6 V |
| 電流 - 電源： | 10mA |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-TQFP |
| 供應(yīng)商設(shè)備封裝： | 32-TQFP（7x7） |
| 包裝： | 托盤 |
| 包括： | 錯誤計數(shù)器，樣式發(fā)生器和檢測器 |
| 產(chǎn)品目錄頁面： | 1430 (CN2011-ZH PDF) |
DS21372
8 of 22
PCR: PATTERN CONTROL REGISTER (ADDRESS=06 HEX)
(MSB)
(LSB)
TL
QRSS
PS
LC
RL
SYNCE
RESYNC
LPBK
SYMBOL
POSITION
NAME AND DESCRIPTION
TL
PCR.7
Transmit Load. A low to high transition loads the pattern
generator with the contents of the Pattern Set Registers. PCR.7 is
logically ORed with the input pin TL. Must be cleared and set
again for subsequent loads.
QRSS
PCR.6
Zero Suppression Select. Forces a 1 into the pattern whenever
the next 14 bit positions are all 0s. Should only be set when
using the QRSS pattern.
0 = Zero suppression disabled
1 = Zero suppression enabled
PS
PCR.5
Pattern Select.
0 = Repetitive Pattern
1 = Pseudorandom Pattern
LC
PCR.4
Latch Count Registers. A low to high transition latches the bit
and error counts into the user accessible registers BCR and
BECR and clears the internal register count. PCR.4 is logically
OR’ed with input pin LC. Must be cleared and set again for
subsequent loads.
RL
PCR.3
Receive Data Load. A transition from low to high loads the
previous 32 bits of data received at RDATA into the Pattern
Receive Registers (PRR). PCR.3 is logically OR’ed with input
pin RL. Must be cleared and set again for subsequent latches.
SYNCE
PCR.2
SYNC Enable.
0 = auto resync is enabled.
1 = auto resync is disabled.
RESYNC
PCR.1
Initiate Manual Resync Process. A low to high transition will
force the DS21372 to resynchronize to the incoming pattern at
RDATA. Must be cleared and set again for a subsequent resync.
LPBK
PCR.0
Transmit/Receive
Loopback
Select.
When
enabled,
the
RDATA input is disabled; TDATA continues to output data as
normal. See Figure 1.
0 = loopback disabled
1 = loopback enabled
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2172T+ | IC TESTER BIT ERROR RATE 32-TQFP |
| VE-B1Z-IY-F3 | CONVERTER MOD DC/DC 2V 20W |
| CPC1465MTR | IC SHDSL/ISDN DC TERM 16-MLP |
| VE-B1Z-IY-F2 | CONVERTER MOD DC/DC 2V 20W |
| 73M1906B-IM/F | MICRODAA SET FXO OF VOIP 32-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS21372T+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21372TN | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21372TN+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS214 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| DS2141A | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1 Controller w/Elastic Store RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。