參數(shù)資料
型號(hào)： DS21372
英文描述： 3.3V Bit Error Rate Tester BERT
中文描述： 3.3V、位誤碼率測(cè)試器(BERT)
文件頁(yè)數(shù)： 4/21頁(yè)
文件大?。?/td> 214K
代理商： DS21372
DS21372
4 of 21
DETAILED PIN DESCRIPTION
Table 1
PIN
SYMBOL
TYPE
1
TL
I
DESCRIPTION
Transmit Load.
A positive-going edge loads the pattern generator with
the contents of the Pattern Set Registers. The MSB of the repetitive or
pseudorandom pattern appears at TDATA after the third positive edge of
TCLK from asserting TL. TL is logically OR’ed with PCR.7 and should
be tied to V
SS
if not used. See Figure 8 for timing information.
Data Bus.
An 8-bit multiplexed address/data bus.
Data Bus.
An 8-bit multiplexed address/data bus.
Test.
Set high to 3-state all output pins (
INT
, ADx, TDATA, RLOS).
Should be tied to V
SS
to enable all outputs.
Signal Ground.
0.0 volts. Should be tied to local ground plane.
Data Bus.
An 8-bit multiplexed address/data bus.
Data Bus.
An 8-bit multiplexed address/data bus.
Data Bus.
An 8-bit multiplexed address/data bus.
Data Bus.
An 8-bit multiplexed address/data bus.
Data Bus.
An 8-bit multiplexed address/data bus.
Data Bus.
An 8-bit multiplexed address/data bus.
Signal Ground.
0.0 volts. Should be tied to local ground plane.
Positive Supply.
3.3 volts.
Bus Type Select.
Strap high to select Motorola bus timing; strap low to
select Intel bus timing. This pin controls the function of the
RD
(DS),
ALE(AS), and
WR
(R/
W
) pins. If BTS = 1, then these pins assume the
function listed in parenthesis ().
Read Input (Data Strobe).
Chip Select.
Must be low to read or write the port.
Address Latch Enable (Address Strobe).
A positive going edge serves
to demultiplex the bus.
Write Input (Read/Write).
Alarm Interrupt.
Flags host controller during conditions defined in
Status Register. Active low, open drain output.
Positive Supply.
3.3 volts.
Signal Ground.
0.0 volts. Should be tied to local ground plane.
Load Count.
A positive-going edge latches the current bit and bit error
count into the user accessible BCR and BECR registers and clears the
internal count registers. LC is logically OR’ed with control bit PCR.4.
Should be tied to V
SS
if not used.
Receive Loss Of Sync.
Indicates the real time status of the receive
synchronizer. Active high output.
2
3
4
AD0
AD1
TEST
I/O
I/O
I
5
6
7
8
9
V
SS
AD2
AD3
AD4
AD5
AD6
AD7
V
SS
V
DD
BTS
-
I/O
I/O
I/O
I/O
I/O
I/O
-
-
I
10
11
12
13
14
15
16
17
RD
(DS)
I
I
I
CS
ALE(AS)
18
19
WR
(R/
W
)
I
INT
O
20
21
22
V
DD
V
SS
LC
-
-
I
23
RLOS
O
相關(guān)PDF資料
PDF描述
DS21372T 3.3V Bit Error Rate Tester BERT
DS21372TN 3.3V Bit Error Rate Tester BERT
DS2141A T1 Controller
DS2143 E1/ISDN-PRI framing transceiver
DS2143Q E1/ISDN-PRI framing transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS21372T 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21372T+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21372TN 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21372TN+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS214 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*