- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10985 > DS21354LN (Maxim Integrated Products)IC TXRX E1 1-CHIP 3.3V 100-LQFP PDF資料下載
參數(shù)資料
| 型號： | DS21354LN |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 79/124頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX E1 1-CHIP 3.3V 100-LQFP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS |
| 產品變化通告： | Product Discontinuation 20/Feb/2012 |
| 標準包裝： | 90 |
| 功能： | 單芯片收發(fā)器 |
| 接口： | E1，HDLC |
| 電路數(shù)： | 1 |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 電流 - 電源： | 75mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
| 包括： | 遠程和 AIS 警報檢測器 / 發(fā)生器 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁當前第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
DS21354/DS21554 3.3V/5V E1 Single-Chip Transceivers
58 of 124
the TSRs before the old data is retransmitted. ITU specifications recommend that the ABCD signaling not
be set to all zeros because they will emulate a CAS multiframe alignment word.
The TS1 register is special because it contains the CAS multiframe alignment word in its upper nibble.
The upper nibble must always be set to 0000 or else the terminal at the far end loses multiframe
synchronization. If the user wishes to transmit a multiframe alarm to the far end, then the TS1.2 bit
should be set to one. If no alarm is to be transmitted, then the TS1.2 bit should be cleared. The three
remaining bits in TS1 are the spare bits. If they are not used, they should be set to one. In CCS signaling
mode, TS1 to TS16 can also be used to insert signaling information. Via the SR2.5 bit, the user will be
informed when the signaling registers need to be loaded with data. The user has 2ms to load the data
before the old data will be retransmitted.
Via the CCR3.6 bit, the user has the option to use the Transmit Channel Blocking Registers (TCBRs) to
determine on a channel by channel basis, which signaling bits are to be inserted via the TSRs (the
corresponding bit in the TCBRs = 1) and which are to be sourced from the TSER or TSIG pin (the
corresponding bit in the TCBRs = 0). See Figure 18-15 for more details.
9.2.
Hardware-Based Signaling
9.2.1.
Receive Side
In the receive side of the hardware-based signaling, there are two operating modes for the signaling
buffer—signaling extraction and signaling reinsertion. Signaling extraction involves pulling the signaling
bits from the receive data stream and buffering them over a four-multiframe buffer and outputting them in
a serial PCM fashion on a channel-by-channel basis at the RSIG output. This mode is always enabled. In
this mode, the receive elastic store may be enabled or disabled. If the receive elastic store is enabled, then
the backplane clock (RSYSCLK) must be 2.048MHz/4.096MHz/8.192MHz. The ABCD signaling bits
are output on RSIG in the lower nibble of each channel. The RSIG data is updated once a multiframe
(2ms) unless a freeze is in effect. See the timing diagrams in Section 18.1 for some examples.
The other hardware-based signaling operating mode called signaling reinsertion can be invoked by setting
the RSRE control bit high (CCR3.3 = 1). In this mode, the user provides a multiframe sync at the RSYNC
pin and the signaling data is realigned at the RSER output according to this applied multiframe boundary.
In this mode, the elastic store must be enabled and the backplane clock must be
2.048MHz/4.096MHz/8.192MHz.
The signaling data in the two-multiframe buffer is frozen in a known good state upon either a loss of
synchronization (OOF event), carrier loss, or frame slip. To allow this freeze action to occur, the RFE
control bit (CCR2.0) should be set high. The user can force a freeze by setting the RFF control bit
(CCR2.1) high. Setting the RFF bit high causes the same freezing action as if a loss of synchronization,
carrier loss, or slip has occurred.
The two-multiframe buffer provides an approximate one-multiframe delay in the signaling bits provided
at the RSIG pin (and at the RSER pin if RSRE = 1 via CCR3.3). When freezing is enabled (RFE = 1), the
signaling data is held in the last known good state until the corrupting error condition subsides. When the
error condition subsides, the signaling data is held in the old state for an additional 3ms to 5ms before
being allowed to be updated with new signaling data.
相關PDF資料 |
PDF描述 |
|---|---|
| MC56F8256VLF | DSC 64K FLASH 60MHZ 48-LQFP |
| VI-25B-IY-B1 | CONVERTER MOD DC/DC 95V 50W |
| S9S08DZ32F1MLF | MCU 32K FLASH MASK AUTO 48-LQFP |
| S9S08DZ60F1CLC | MCU 60K FLASH AUTO 32-LQFP |
| DS21552GN | IC TXRX T1 1-CHIP 5V 100-BGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS21354LN+ | 功能描述:網絡控制器與處理器 IC 3.3/5V E1 Single Chip Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21372 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3.3V Bit Error Rate Tester BERT |
| DS21372T | 功能描述:網絡控制器與處理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21372T+ | 功能描述:網絡控制器與處理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21372TN | 功能描述:網絡控制器與處理器 IC 3.3V Bit Error Rate Tester (BERT) RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。