參數(shù)資料
型號: DS1992
英文描述: 1kb/4kb Memory iButton
中文描述: 1K位/4K位存儲器iButton®
文件頁數(shù): 14/17頁
文件大小: 223K
代理商: DS1992
DS1992/DS1993
Figure 10. INITIALIZATION PROCEDURE RESET AND PRESENCE PULSE
14of 14
RESISTOR
MASTER
DS199X
MASTER RX "PRESENCE PULSE"
480 μs t
RSTL
<
480 μs t
RSTH
<
15 μs t
PDH
< 60 μs
60 t
PDL
< 240 μs
*
**
MASTER TX
"RESET PULSE"
V
PULLUP
V
PULLUP MIN
V
IH MIN
V
IL MAX
0V
t
RSTH
t
RSTL
t
PDH
t
PDL
t
R
* In order not to mask interrup signaling
by other devices on the 10Wire bus t
RSTL
+ t
R
should always be less than 960 us
** Includes recovery time
READ/WRITE TIME SLOTS
The definitions of write and read time slots are illustrated in Figure 11. The master driving the data line
low initiates all time slots. The falling edge of the data line synchronizes the DS199_ to the master by
triggering a delay circuit in the DS199_. During write time slots, the delay circuit determines when the
DS199_ samples the data line. For a read data time slot, if a 0 is to be transmitted, the delay circuit
determines how long the DS199_ holds the data line low overriding the 1 generated by the master. If the
data bit is a 1, the iButton leaves the read data time slot unchanged.
Figure 11. READ/WRITE TIMING DIAGRAM
Write-One Time Slot
15μs
60μs
DS199X
Sampling Window
V
PULLUP
V
PULLUP MIN
V
IH MIN
V
IL MAX
0V
t
SLOT
t
REC
t
LOW1
60 μs t
SLOT
< 120 μs
1 μs t
LOW1
< 15 μs
1 μs t
REC
<
RESISTOR
MASTER
相關(guān)PDF資料
PDF描述
DS1993 1kb/4kb Memory iButton
DS1992L-F5 1kbit/4kbit Memory iButtonTM DS1994 4-kbit Plus Time Memory iButtonTM
DS21349DK T1/J1 Line Interface Unit Design Kit
DS2149DK T1/J1 Line Interface Unit Design Kit
DS21349 3.3V T1/J1 Line Interface Unit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS1992_11 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:1Kb/4Kb Memory iButton 1024 bits of Read/Write Nonvolatile
DS1992L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
DS1992L+F5 制造商:Maxim Integrated Products 功能描述:IC MEMORY I BUTTON 1992
DS1992L-E00 制造商:未知廠家 制造商全稱:未知廠家 功能描述:(135.97 k)