- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11709 > DS1884AT+ (Maxim Integrated Products)IC SFP PON ONU CTRLR 24TQFN PDF資料下載
參數(shù)資料
| 型號： | DS1884AT+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 29/92頁 |
| 文件大小： | 0K |
| 描述： | IC SFP PON ONU CTRLR 24TQFN |
| 標準包裝： | 500 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
DS1884
SFP and PON ONU Controller
with Digital LDD Interface
35
Maxim Integrated
Acknowledgement (ACK and NACK): An acknowl-
edgement (ACK) or not-acknowledge (NACK) is
always the 9th bit transmitted during a byte trans-
fer. The device receiving data (the master during a
read or the slave during a write operation) performs
an ACK by transmitting a zero during the 9th bit.
A device performs a NACK by transmitting a one
during the 9th bit. Timing for the ACK and NACK is
identical to all other bit writes (Figure 18). An ACK
is the acknowledgment that the device is properly
receiving data. A NACK is used to terminate a read
sequence or as an indication that the device is not
receiving data.
Byte Write: A byte write consists of 8 bits of informa-
tion transferred from the master to the slave (most
significant bit first) plus a 1-bit acknowledgement from
the slave to the master. The 8 bits transmitted by the
master are done according to the bit write definition
and the acknowledgement is read using the bit read
definition.
Byte Read: A byte read is an 8-bit information transfer
from the slave to the master plus a 1-bit ACK or NACK
from the master to the slave. The 8 bits of information
that are transferred (most significant bit first) from the
slave to the master are read by the master using the bit
read definition, and the master transmits an ACK using
the bit write definition to receive additional data bytes.
The master must NACK the last byte read to terminate
communication so the slave returns control of SDA to
the master.
Slave Address Byte: Each slave on the I2C bus
responds to a slave address byte sent immediately
following a START condition. The slave address byte
contains the slave address in the most significant 7 bits
and the R/W bit in the least significant bit.
The DS1884 responds to two slave addresses. The
auxiliary memory always responds to a fixed I2C
slave address, A0h. The Lower Memory and Tables
00h–08h respond to I2C slave addresses that can be
configured to any value between 00h–FEh using the
DEVICE ADDRESS byte (A2h Table 02h, Register 8Ch).
The user also must set the ASEL bit (A2h Table 02h,
Register 89h) for this address to be active. By writing
the correct slave address with R/W = 0, the master indi-
cates that it would write data to the slave. If R/W = 1, the
master reads data from the slave. If an incorrect slave
address is written, the device assumes the master is
communicating with another I2C device and ignores
the communications until the next START condition is
sent. If the main device’s slave address is programmed
to be A0h, access to the auxiliary memory is disabled.
Memory Address: During an I2C write operation to the
device, the master must transmit a memory address to
identify the memory location where the slave is to store
the data. The memory address is always the second
byte transmitted during a write operation following the
slave address byte.
Figure 18. I2C Timing Diagram
SCL
NOTE: TIMING IS REFERENCED TO VIL(MAX) AND VIH(MIN).
SDA
STOP
START
REPEATED
START
tBUF
tHD:STA
tHD:DAT
tSU:DAT
tSU:STO
tHD:STA
tSP
tSU:STA
tHIGH
tR
tF
tLOW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GTC06AF-22-22P | CONN PLUG 4POS STRAIGHT W/PINS |
| V28C28H100BL2 | CONVERTER MOD DC/DC 28V 100W |
| V28C28H100BG | CONVERTER MOD DC/DC 28V 100W |
| D38999/20WE99SN | CONN RCPT 23POS WALL MNT W/SCKT |
| D38999/24JD18SN | CONN RCPT 18POS JAM NUT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1884AT+ | 功能描述:ADC / DAC多通道 SFP and PON ONU Controller RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| DS1884AT+T | 功能描述:ADC / DAC多通道 SFP and PON ONU Controller RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| DS1884T+ | 功能描述:ADC / DAC多通道 SFP+ Controller w/ Digi LDD Interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| DS1884T+T | 功能描述:ADC / DAC多通道 SFP+ Controller w/ Digi LDD Interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| DS1886 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:帶有數(shù)字LDD接口的SFP和PON ONU控制器 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。