- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385272 > DS1743 (Maxim Integrated Products, Inc.) Y2KC Nonvolatile Timekeeping RAM(Y2KC非易失性計(jì)時(shí)RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1743 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | Y2KC Nonvolatile Timekeeping RAM(Y2KC非易失性計(jì)時(shí)RAM) |
| 文件頁(yè)數(shù)： | 2/17頁(yè) |
| 文件大?。?/td> | 152K |
| 代理商： | DS1743 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
DS1743/DS1743P
052198 2/17
DESCRIPTION
The DS1743 is a full function, year 2000 compliant
(Y2KC), real–time clock/calendar (RTC) and 8K x 8
non–volatile static RAM. User access to all registers
within the DS1743 is accomplished with a bytewide
interface as shown in Figure 1. The Real Time Clock
(RTC) information and control bits reside in the eight up-
permost RAM locations. The RTC registers contain
century, year, month, date, day, hours, minutes, and se-
conds data in 24 hour BCD format. Corrections for the
day of the month and leap year are made automatically.
The RTC clock registers are double buffered to avoid
access of incorrect data that can occur during clock up-
date cycles. The double buffered system also prevents
time loss as the timekeeping countdown continues un-
abated by access to time register data. The DS1743
also contains its own power–fail circuitry which dese-
lects the device when the V
CC
supply is in an out of toler-
ance condition. This feature prevents loss of data from
unpredictable system operation brought on by low V
CC
as errant access and update cycles are avoided.
PACKAGES
The DS1743 is available in two packages (28–pin DIP
and 34–pin PowerCap module). The 28–pin DIP style
module integrates the crystal, lithium energy source,
and silicon all in one package. The 34–pin PowerCap
Module Board is designed with contacts for connection
to a separate PowerCap (DS9034PCX) that contains
the crystal and battery. This design allows the Power-
Cap to be mounted on top of the DS1743P after the
completion of the surface mount process. Mounting the
PowerCap after the surface mount process prevents
damage to the crystal and battery due to the high tem-
peratures required for solder reflow. The PowerCap is
keyed to prevent reverse insertion. The PowerCap
Module Board and PowerCap are ordered separately
and shipped in separate containers. The part number
for the PowerCap is DS9034PCX.
CLOCK OPERATIONS–READING THE
CLOCK
While the double buffered register structure reduces the
chance of reading incorrect data, internal updates to the
DS1743 clock registers should be halted before clock
data is read to prevent reading of data in transition.
However, halting the internal clock register updating
process does not affect clock accuracy. Updating is
halted when a one is written into the read bit, bit 6 of the
century register, see Table 2. As long as a one remains
in that position, updating is halted. After a halt is issued,
the registers reflect the count, that is day, date, and time
that was current at the moment the halt command was
issued. However, the internal clock registers of the
double buffered system continue to update so that the
clock accuracy is not affected by the access of data. All
of the DS1743 registers are updated simultaneously af-
ter the internal clock register updating process has been
re–enabled. Updating is within a second after the read
bit is written to zero.
DS1743 BLOCK DIAGRAM
Figure 1
OSCILLATOR AND
CLOCK COUNTDOWN
CHAIN
POWER MONITOR,
SWITCHING, AND
WRITE PROTECTION
V
CC
CLOCK
REGISTERS
N8K X 8
CE
WE
A0–A12
DQ0–DQ7
32.768 KHz
+
OE
V
BAT
RST
(PowerCap
Module only)
CE2 (DIP Module only)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1743P | Y2KC Nonvolatile Timekeeping RAM(Y2KC非易失性計(jì)時(shí)RAM) |
| DS17487 | 3 Volt/5 Volt Real Time Clock(3V/5V實(shí)時(shí)時(shí)鐘) |
| DS17485 | 3 Volt/5 Volt Real Time Clock(3V/5V實(shí)時(shí)時(shí)鐘) |
| DS1775 | SOT23 Digital Thermometer and Thermostat(SOT23數(shù)字溫度計(jì)和恒溫控制器) |
| DS1800 | Dual Inverting Log Gain/Attenuator(雙路反相對(duì)數(shù)放大/衰減器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1743-100 | 功能描述:實(shí)時(shí)時(shí)鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1743-100 IND | 功能描述:實(shí)時(shí)時(shí)鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1743-100+ | 功能描述:實(shí)時(shí)時(shí)鐘 Timekeeping NV RAM RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1743-100IND | 功能描述:實(shí)時(shí)時(shí)鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1743-100IND+ | 功能描述:實(shí)時(shí)時(shí)鐘 Timekeeping NV RAM RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。