- 您現在的位置：買賣IC網 > PDF目錄379179 > DS1350W 3.3V 4096K Nonvolatile SRAM with Battery Monitor PDF資料下載
參數資料
| 型號： | DS1350W |
| 英文描述： | 3.3V 4096K Nonvolatile SRAM with Battery Monitor |
| 中文描述： | 3.3V、4096K非易失SRAM，帶有電池監(jiān)視器 |
| 文件頁數： | 7/11頁 |
| 文件大?。?/td> | 107K |
| 代理商： | DS1350W |
DS1350W
022598 7/11
POWER–DOWN/POWER–UP TIMING
(t
A
: See Note 10)
UNITS
PARAMETER
SYMBOL
MIN
TYP
MAX
NOTES
V
Fail Detect to CE and WE
Inactive
t
PD
1.5
μ
s
11
V
CC
slew from V
TP
to 0V
t
F
150
μ
s
V
CC
Fail Detect to RST Active
t
RPD
15
μ
s
14
V
CC
slew from 0V to V
TP
t
R
150
μ
s
V
Valid to CE and WE
Inactive
t
PU
2
ms
V
CC
Valid to End of Write
Protection
t
REC
125
ms
V
CC
Valid to RST Inactive
t
RPU
150
200
350
ms
14
V
CC
Valid to BW Valid
t
BPU
1
s
14
BATTERY WARNING TIMING
PARAMETER
Battery Test Cycle
(t
A
: See Note 10)
UNITS
hr
SYMBOL
t
BTC
t
BTPW
t
BW
MIN
TYP
24
MAX
NOTES
Battery Test Pulse Width
1
s
Battery Test to BW Active
1
s
(t
A
= 25
°
C)
NOTES
9
PARAMETER
Expected Data Retention Time
SYMBOL
t
DR
MIN
10
TYP
MAX
UNITS
years
WARNING:
Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.
NOTES:
1. WE is high for a Read Cycle.
2. OE = V
IH
or V
IL
. If OE = V
IH
during write cycle, the output buffers remain in a high impedance state.
3. t
WP
is specified as the logical AND of CE and WE. t
WP
is measured from the latter of CE or WE going low to the
earlier of CE or WE going high.
4. t
DS
is measured from the earlier of CE or WE going high.
5. These parameters are sampled with a 5 pF load and are not 100% tested.
6. If the CE low transition occurs simultaneously with or latter than the WE low transition, the output buffers remain
in a high impedance state during this period.
7. If the CE high transition occurs prior to or simultaneously with the WE high transition, the output buffers remain
in high impedance state during this period.
8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers
remain in a high impedance state during this period.
相關PDF資料 |
PDF描述 |
|---|---|
| DS1384FP-12 | Watchdog Timekeeping Controller |
| DS1384 | Watchdog Timekeeping Controller |
| DS1410D | Parallel Port Button Holder |
| DS14287 | Real Time Clock with NV RAM Control |
| DS14285-DS14287 | Real Time Clock with NV RAM Control |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS1350W-150 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3.3V 4096K Nonvolatile SRAM with Battery Monitor |
| DS1350WP-100 | 功能描述:NVRAM 3.3V 4096K NV SRAM w/Battery Monitor RoHS:否 制造商:Maxim Integrated 數據總線寬度:8 bit 存儲容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問時間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube |
| DS1350WP-100+ | 功能描述:NVRAM 3.3V 4096K NV SRAM w/Battery Monitor RoHS:否 制造商:Maxim Integrated 數據總線寬度:8 bit 存儲容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問時間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube |
| DS1350WP-100IND | 功能描述:NVRAM 3.3V 4096K NV SRAM w/Battery Monitor RoHS:否 制造商:Maxim Integrated 數據總線寬度:8 bit 存儲容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問時間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube |
| DS1350WP-100IND+ | 功能描述:NVRAM 3.3V 4096K NV SRAM w/Battery Monitor RoHS:否 制造商:Maxim Integrated 數據總線寬度:8 bit 存儲容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問時間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。