參數(shù)資料
型號: DP83848CVV/NOPB
廠商: National Semiconductor
文件頁數(shù): 24/86頁
文件大?。?/td> 0K
描述: IC TXRX ETHERNET PHYTER 48-LQFP
產(chǎn)品培訓(xùn)模塊: PHYTER® Family
標(biāo)準(zhǔn)包裝: 250
類型: 收發(fā)器
驅(qū)動器/接收器數(shù): 1/1
規(guī)程: 以太網(wǎng)
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 托盤
產(chǎn)品目錄頁面: 1276 (CN2011-ZH PDF)
配用: DP83848C-POE-EK-ND - BOARD EVALUATION DP83848C
DP83848C-MAU-EK-ND - BOARD EVALUATION DP83848C
其它名稱: *DP83848CVV
*DP83848CVV/NOPB
DP83848CVV
DP83848CVVNOPB
DP83848CVVNOPB-ND
DP83848CVVNOPBTR
DP83848CVVNOPBTR-ND
29
www.national.com
DP
83
84
8
C
4.2.2.2 Base Line Wander Compensation
The DP83848C is completely ANSI TP-PMD compliant and
includes Base Line Wander (BLW) compensation. The
BLW compensation block can successfully recover the TP-
PMD defined “killer” pattern.
BLW can generally be defined as the change in the aver-
age DC content, relatively short period over time, of an AC
coupled digital transmission over a given transmission
medium. (i.e., copper wire).
BLW results from the interaction between the low fre-
quency components of a transmitted bit stream and the fre-
quency response of the AC coupling component(s) within
the transmission system. If the low frequency content of
the digital bit stream goes below the low frequency pole of
the AC coupling transformers then the droop characteris-
tics of the transformers will dominate resulting in potentially
serious BLW.
The digital oscilloscope plot provided in Figure 9 illustrates
the severity of the BLW event that can theoretically be gen-
erated during 100BASE-TX packet transmission. This
event consists of approximately 800 mV of DC offset for a
period of 120
s. Left uncompensated, events such as this
can cause packet loss.
4.2.3 Signal Detect
The signal detect function of the DP83848C is incorporated
to meet the specifications mandated by the ANSI FDDI TP-
PMD Standard as well as the IEEE 802.3 100BASE-TX
Standard for both voltage thresholds and timing parame-
ters.
Note that the reception of normal 10BASE-T link pulses
and fast link pulses per IEEE 802.3u Auto-Negotiation by
the 100BASE-TX receiver do not cause the DP83848C to
assert signal detect.
4.2.4 MLT-3 to NRZI Decoder
The DP83848C decodes the MLT-3 information from the
Digital Adaptive Equalizer block to binary NRZI data.
4.2.5 NRZI to NRZ
In a typical application, the NRZI to NRZ decoder is
required in order to present NRZ formatted data to the
descrambler.
4.2.6 Serial to Parallel
The 100BASE-TX receiver includes a Serial to Parallel
converter which supplies 5-bit wide data symbols to the
PCS Rx state machine.
Figure 9. 100BASE-TX BLW Event
相關(guān)PDF資料
PDF描述
VI-21W-MX CONVERTER MOD DC/DC 5.5V 75W
VI-2TH-IX-B1 CONVERTER MOD DC/DC 52V 75W
AD7924BRUZ IC ADC 12BIT 4CH W/SEQ 16TSSOP
VI-21Z-IV-B1 CONVERTER MOD DC/DC 2V 60W
AS1972-T IC COMPARATOR DUAL P/P 8-MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DP83848CVVX 制造商:Texas Instruments 功能描述:PHY 1-CH 10Mbps/100Mbps 48-Pin LQFP T/R
DP83848CVVX/NOPB 功能描述:以太網(wǎng) IC PHYTER COMMERCIAL TEMP SGL PORT RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
DP83848EVV/NOPB 功能描述:以太網(wǎng) IC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
DP83848EVVX/NOPB 功能描述:以太網(wǎng) IC 10/100 ETHERNET PHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
DP83848H 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DP83848H PHYTER㈢ Mini - Extreme Single 10/100 Ethernet