- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376760 > DM1M32SJ6-10 Enhanced DRAM (EDRAM) Module PDF資料下載
參數(shù)資料
| 型號： | DM1M32SJ6-10 |
| 英文描述： | Enhanced DRAM (EDRAM) Module |
| 中文描述： | 增強(qiáng)的DRAM（eDRAM內(nèi)存）模塊 |
| 文件頁數(shù)： | 20/21頁 |
| 文件大?。?/td> | 124K |
| 代理商： | DM1M32SJ6-10 |
2-54
/RE
A
0-10
/S
t
C
W/R, /F
/CAL, /WE, /G
t
RE
t
RP
t
ASR
t
RAH
Row
t
NRS
t
NRH
t
MSU
t
MH
t
SSR
t
SHR
Don’t Care or Indeterminate
NOTES: 1.
2.
All binary combinations of A
0-9
must be refreshed every 64ms interval. A
10
does not have to be cycled, but must remain valid
during rowaddress setup and hold times.
/RE refresh is write cycle wth no /CAL active cycle.
/HIT
t
HZ
Open
t
HV
Open
/RE-Only Refresh
/RE
/F
t
RE
t
MSU
t
MH
Don’t Care or Indeterminate
NOTES: 1.
2.
During /F refresh cycles, the status of W/R, /WE, A
0-10
, /CAL, /S, and /Gis a dont care.
/RE inactive cache reads may be performed in parallel wth /F refresh cycles.
t
RP
/F Refresh Cycle
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM1M36SJ-10 | Enhanced DRAM (EDRAM) Module |
| DM1M36SJ6-10 | Enhanced DRAM (EDRAM) Module |
| DM2200J-10 | Enhanced DRAM (EDRAM) |
| DM2202J-10 | Enhanced DRAM (EDRAM) |
| DM2203T-12 | Enhanced DRAM (EDRAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM1R24A5 | 制造商:M.E.C. TIMERS 功能描述: 制造商:M.E.C. Timers 功能描述: |
| DM1S-H3-A-07R5-02N | 制造商:HEINEMANN / EATON 功能描述: |
| DM1S-S3-A-10-2 | 制造商:HEINEMANN / EATON 功能描述: |
| DM1S-S3-A-20-2 | 制造商:HEINEMANN / EATON 功能描述: |
| DM1S-S3-A-30-2 | 制造商:HEINEMANN / EATON 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。