- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376721 > DJA (Lineage Power) Digital Jitter Attenuation (DJA) Controller(數(shù)字信號(hào)抖動(dòng)衰減控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | DJA |
| 廠商： | Lineage Power |
| 英文描述： | Digital Jitter Attenuation (DJA) Controller(數(shù)字信號(hào)抖動(dòng)衰減控制器) |
| 中文描述： | 數(shù)字抖動(dòng)衰減（DJA信息）控制器（數(shù)字信號(hào)抖動(dòng)衰減控制器） |
| 文件頁(yè)數(shù)： | 1/2頁(yè) |
| 文件大?。?/td> | 111K |
| 代理商： | DJA |
Product Brief
September 2000
Digital Jitter Attenuation (DJA) Controller
Introduction
The digital jitter attenuator controller is a macrocell
block that is extractable from the TMXF28155 Super
Mapper application-specific standard product
(ASSP).
The DJA controller contains 28 DJA blocks. Each
DJA block can operate in two different modes, as a
DS1 or an E1 jitter attenuator. In both modes, the
DJA blocks can be provisioned to operate as a sec-
ond-order phase-locked loop (PLL) always, or it can
switch to act as a first-order PLL during virtual tribu-
tary (VT) pointer adjustments to help meet MTIE
requirements. The block will also insert the proper
alarm indication signal (AIS) if the primary block AIS
control input is active. The PLL bandwidth can be set
over a wide range to accommodate a number of dif-
ferent system constraints.
Features
The DJA block accepts/delivers DS1/E1 clock, data,
and AIS indications from/to the cross connect block.
I
AIS will cause the correct AIS clock to be inserted,
and the AIS indication will be passed back to the
cross connect.
I
The DJA blocks operate in the second-order PLL
mode under normal conditions. The DJA blocks
can be provisioned to enter the first-order PLL
mode following VT-level pointer adjustments. The
period of time in the first-order mode is provision-
able via registers.
I
The PLL bandwidth is provisionable between
0.1 Hz and 0.5 Hz. The damping factor for these
bandwidths varies between 2 Hz and 0.5 Hz.
Figure 1 shows the DJA block with I/O connections to
other blocks within the Super Mapper device.
5-8955 (F).a
Figure 1. DJA Block with I/O Connections to Other Blocks in the TMXF28155 Super Mapper
CROSS
CONNECT
MICRO INTERFACE
DIGITAL
JITTER
ATTENUATOR
XC_JDATA[28:1]
XC_JCLK[28:1]
XC_JPTRADJ[28:1]
XC_JAIS[28:1]
DJA_DATA[28:1]
DS1_AISCLK
E1_AISCLK
DJA_CLK[28:1]
E1_XCLK
DS1_XCLK
CONTROL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DJCE6353882077 | Nordig Unified DVB-T COFDM Terrestrial Demodulator for PC-TV and Hand-held Digital TV (DTV) |
| DJCE6353SL9EN882128 | Nordig Unified DVB-T COFDM Terrestrial Demodulator for PC-TV and Hand-held Digital TV (DTV) |
| DJIXFEED0QE000 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEEAD0QE000 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEEAD0QE001 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DJA1L040S103UC | 制造商:Honeywell Sensing and Control 功能描述:JA1L040S103UC |
| DJA1L040S252UC | 制造商:Honeywell Sensing and Control 功能描述:JA1L040S252UC |
| DJA1L040S254UC | 制造商:HONEYWELL CLAROSTAT 功能描述:JA1L040S254UC |
| DJA1L040S352UC | 制造商:Honeywell Sensing and Control 功能描述:JA1L040S352UC |
| DJA1N056S103AA | 制造商:HONEYWELL CLAROSTAT 功能描述:JA1N056S103AA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。