- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15748 > DEMO56F8014-E (Freescale Semiconductor)BOARD DEMO MC56F8014 W/UNIV PS PDF資料下載
參數(shù)資料
| 型號： | DEMO56F8014-E |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 107/124頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DEMO MC56F8014 W/UNIV PS |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | 56F8014 |
| 所含物品： | 板，線纜，CD，電源 |
| 配用： | APMOTOR56F8000E-ND - KIT DEMO MOTOR CTRL SYSTEM |
| 相關(guān)產(chǎn)品： | MC56F8014VFAE-ND - IC DIGITAL SIGNAL CTRLR 32-LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁當(dāng)前第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
Flash Access Lock and Unlock Mechanisms
56F8014 Technical Data, Rev. 11
Freescale Semiconductor
83
memory chapter in MC56F8000RM, the 56F8000 Peripheral Reference Manual for details. When flash
security mode is enabled, the 56F8014 will disable the core EOnCE debug capabilities. Normal program
execution is otherwise unaffected.
7.2 Flash Access Lock and Unlock Mechanisms
There are several methods that effectively lock or unlock the on-chip flash.
7.2.1
Disabling EOnCE Access
On-chip flash can be read by issuing commands across the EOnCE port, which is the debug interface for
the 56800E CPU. The TCK, TMS, TDO, and TDI pins comprise a JTAG interface onto which the EOnCE
port functionality is mapped. When the device boots, the chip-level JTAG TAP (Test Access Port) is active
and provides the chip’s boundary scan capability and access to the ID register, but proper implementation
of flash security will block any attempt to access the internal flash memory via the EOnCE port when
security is enabled.
7.2.2
Flash Lockout Recovery Using JTAG
If the device is secured, one lockout recovery mechanism is the complete erasure of the internal flash
contents, including the configuration field, thus disabling security (the protection register is cleared). This
does not compromise security, as the entire contents of the user’s secured code stored in flash are erased
before security is disabled on the device on the next reset or power-up sequence.
To
start
the
lockout
recovery
sequence
via
JTAG,
the
JTAG
public
instruction
(LOCKOUT_RECOVERY) must first be shifted into the chip-level TAP controller’s instruction register.
Once the LOCKOUT_RECOVERY instruction has been shifted into the instruction register, the clock
divider value must be shifted into the corresponding 7-bit data register. After the data register has been
updated, the user must transition the TAP controller into the RUN-TEST/IDLE state for the lockout
sequence to commence. The controller must remain in this state until the erase sequence has completed.
Refer to MC56F8000RM, the 56F8000 Peripheral Reference Manual, for more details, or contact
Freescale.
Note:
Once the lockout recovery sequence has completed, the user must reset both the JTAG TAP controller
and the device to return to normal unsecured operation. Power-on reset will also reset both.
7.2.3
Flash Lockout Recovery Using CodeWarrior
CodeWarrior can unlock a device by selecting the Debug menu, then selecting DSP56800E, followed by
Unlock Flash. Another mechanism is also built into CodeWarrior using the device’s memory configuration
file. The command Unlock_Flash_on_Connect1 in the .cfg file accomplishes the same task as using the
Debug menu.
This lockout recovery mechanism also includes the complete erasure of the internal flash contents,
including the configuration field, thus disabling security (the protection register is cleared).
7.2.4
Flash Lockout Recovery Without Mass Erase
The user can un-secure a secured device by programming the word $0000 into program memory location
$00 1FF7. After completing the programming, both the JTAG TAP controller and the device must be reset
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DEMO56F8014 | BOARD DEMO MC56F8014 W/US PS |
| VE-BTR-EY-F2 | CONVERTER MOD DC/DC 7.5V 50W |
| VE-BTR-EY-F1 | CONVERTER MOD DC/DC 7.5V 50W |
| VE-BTR-EX-S | CONVERTER MOD DC/DC 7.5V 75W |
| VE-BTR-EW-S | CONVERTER MOD DC/DC 7.5V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DEMO56F8014-EE | 功能描述:開發(fā)板和工具包 - 其他處理器 MC56F8014 BD W/UNIV PS RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| DEMO90121DA | 功能描述:KIT DEMO RFID DOOR ACCESS RoHS:是 類別:RF/IF 和 RFID >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:用于 200/300 系列的歐盟開發(fā)套件 適用于相關(guān)產(chǎn)品:Zensys RF 模塊 所含物品:開發(fā)板，模塊，編程器，軟件，線纜，電源 其它名稱:703-1019Q3225667 |
| DEMO90121LR | 功能描述:KIT DEMO LONG RANGE READER RoHS:是 類別:RF/IF 和 RFID >> RFID 評估和開發(fā)套件及電路板 系列:- 產(chǎn)品培訓(xùn)模塊:M24LR64 Dual Interface EEPROM 標(biāo)準(zhǔn)包裝:1 系列:- 類型:讀取器模塊 頻率:13.56MHz 適用于相關(guān)產(chǎn)品:M24LR-64-R 已供物品:2 根基準(zhǔn)天線，I2C 和 RFID 讀取器，樣品 其它名稱:497-10480 |
| DEMO908AP64 | 功能描述:開發(fā)板和工具包 - S08 / S12 MC68HC908AP64 DEMO BRD RoHS:否 產(chǎn)品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO908AP64E | 功能描述:開發(fā)板和工具包 - S08 / S12 MC68HC908AP64 Demo Board RoHS:否 產(chǎn)品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。