- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17065 > DC586A (Linear Technology)BOARD DELTA SIGMA ADC LTC2431 PDF資料下載
參數(shù)資料
| 型號： | DC586A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 3/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2431 |
| 軟件下載： | QuikEval System |
| 設(shè)計資源： | DC586A Design File DC586A Schematic |
| 標準包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 20 |
| 采樣率（每秒）： | 7.5 |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2431 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER LTC2431IMS#PBF-ND - IC ADC 20BIT DIFFINPUT/REF10MSOP LTC2431CMS#TRPBF-ND - IC ADC 20BIT DIFFINPUT/REF10MSOP LTC2431IMS#TRPBF-ND - IC ADC 20BIT DIFFINPUT/REF10MSOP LTC2431CMS#PBF-ND - IC ADC 20BIT DIFFINPUT/REF10MSOP LTC2431CMS-ND - IC ADC 20BIT DIFFINPUT/REF10MSOP LTC2431IMSTR-ND - IC ADC 20BIT DIFFINPUT/REF10MSOP LTC2431IMS-ND - IC ADC 20BIT DIFFINPUT/REF10MSOP LTC2431CMSTR-ND - IC ADC 20BIT DIFFINPUT/REF10MSOP |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
LTC2430/LTC2431
11
24301f
CONVERTER OPERATION
Converter Operation Cycle
The LTC2430/LTC2431 are low power, delta-sigma analog-
to-digital converters with an easy-to-use 3-wire serial inter-
face(seeFigure1).Their operationismadeupofthreestates.
The converters’ operating cycle begins with the conversion,
followed by the low power sleep state and ends with the data
output (see Figure 2). The 3-wire interface consists of serial
data output (SDO), serial clock (SCK) and chip select (CS).
Initially, the LTC2430/LTC2431 perform a conversion.
Once the conversion is complete, the device enters the
sleep state. The part remains in the sleep state as long as
CS is HIGH. While in this sleep state, power consumption
is reduced by nearly two orders of magnitude. The conver-
sion result is held indefinitely in a static shift register while
the converter is in the sleep state.
Once CS is pulled LOW, the device exits the low power mode
and enters the data output state. If CS is pulled HIGH be-
fore the first rising edge of SCK, the device returns to the
low power sleep mode and the conversion result is still held
in the internal static shift register. If CS remains LOW after
the first rising edge of SCK, the device begins outputting
the conversion result. Taking CS high at this point will
terminate the data output state and start a new conversion.
There is no latency in the conversion result. The data out-
put corresponds to the conversion just performed. This
result is shifted out on the serial data out pin (SDO) under
the control of the serial clock (SCK). Data is updated on the
falling edge of SCK allowing the user to reliably latch data
on the rising edge of SCK (see Figure 3). The data output
state is concluded once 24 bits are read out of the ADC or
when CS is brought HIGH. The device automatically initiates
a new conversion and the cycle repeats.
Through timing control of the CS and SCK pins, the
LTC2430/LTC2431 offer several flexible modes of
operation (internal or external SCK and free-running
conversion modes). These various modes do not require
programming configuration registers; moreover, they do
not disturb the cyclic operation described above. These
modes of operation are described in detail in the Serial
Interface Timing Modes section.
Conversion Clock
A major advantage the delta-sigma converter offers over
conventional type converters is an on-chip digital filter
(commonly implemented as a Sinc or Comb filter). For
high resolution, low frequency applications, this filter is
typically designed to reject line frequencies of 50Hz or
60Hz plus their harmonics. The filter rejection perfor-
mance is directly related to the accuracy of the converter
system clock. The LTC2430/LTC2431 incorporate a highly
accurate on-chip oscillator. This eliminates the need for
external frequency setting components such as crystals or
oscillators. Clocked by the on-chip oscillator, the LTC2430/
LTC2431 achieve a minimum of 110dB rejection at the line
frequency (50Hz or 60Hz
±2%).
Ease of Use
The LTC2430/LTC2431 data output has no latency, filter
settling delay or redundant data associated with the
conversion cycle. There is a one-to-one correspondence
between the conversion and the output data. Therefore,
multiplexing multiple analog inputs is easy.
The LTC2430/LTC2431 perform offset and full-scale cali-
brations in every conversion cycle. This calibration is trans-
parent to the user and has no effect on the cyclic operation
described above. The advantage of continuous calibration
is extreme stability of offset and full-scale readings with
respect to time, supply voltage change and temperature
drift.
Figure 2. LTC2430/LTC2431 State Transition Diagram
CONVERT
SLEEP
DATA OUTPUT
2431 F02
TRUE
FALSE
CS = LOW
AND
SCK
APPLICATIO S I FOR ATIO
WU
UU
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0210490987 | CABLE JUMPER 1.25MM .030M 29POS |
| AP2192SG-13 | IC PWR SW USB 2CH 1.5A 8-SOIC |
| 381LX470M450H022 | CAP ALUM 47UF 450V 20% SNAP |
| DC847A | BOARD DELTA SIGMA ADC LTC2446 |
| DC790A | BOARD DELTA SIGMA ADC LTC2439-1 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC-58F BLACK | 制造商:Polycase 功能描述:Enclosure, Flanged, Flame Retardant ABS Plastic, 8.25 x 5.0 x 3.0 in, Black |
| DC-58F LIGHT GRAY | 制造商:Polycase 功能描述:Enclosure, Flanged, Flame Retardant ABS Plastic, 8.25 x 5.00 x 3.00 in, Gray |
| DC-58FMBYT | 制造商:Polycase 功能描述:Enclosure, Flanged, Panel Mount, ABS,UL94-5VA, Black, 8.25x5x3 In, DC Series |
| DC-58FMBYT01 | 制造商:Polycase 功能描述:Enclosure;Flanged;PanelMount;ABS,UL94-5VA;Gray;8.25x5x3 In;DC Series |
| DC-58PMBYT | 制造商:Polycase 功能描述:Enclosure;Box-Lid;Desktop;ABS,UL94-5VA;Black;8.25x5x3 In;DC Series |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。