- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17106 > DC1684A-B (Linear Technology)BOARD DAC LTC2752 PDF資料下載
參數(shù)資料
| 型號： | DC1684A-B |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 24/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DAC LTC2752 |
| 軟件下載： | QuikEval System |
| 設計資源： | DC1684A Design File DC1684A Schematic |
| 標準包裝： | 1 |
| 系列： | QuikEval™, SoftSpan™ |
| DAC 的數(shù)量： | 2 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 設置時間： | 2µs |
| DAC 型： | 電流 |
| 工作溫度： | 0°C ~ 70°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | LTC2752 |
| 相關產(chǎn)品： | DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER LTC2752BILX#PBF-ND - IC DAC 16BIT DUAL CUR OUT 48LQFP LTC2752AILX#PBF-ND - IC DAC 16BIT DUAL CUR OUT 48LQFP LTC2752BCLX#PBF-ND - IC DAC 16BIT DUAL CUR OUT 48LQFP LTC2752ACLX#PBF-ND - IC DAC 16BIT DUAL CUR OUT 48LQFP |
LTC2752
2752f
pin FuncTions
REFA (Pins 1, 2): Feedback Resistor for the DAC A Refer-
ence Inverting Amplifier, and Reference Input for DAC A.
The 20k feedback resistor is connected internally from
REFA to RCOMA. For normal operation tie this pin to the
output of the DAC A reference inverting amplifier (see
Typical Applications). Typically –5V; accepts up to ±15V.
Pins 1 and 2 are internally shorted together.
RCOMA (Pin 3): Virtual Ground Point for the DAC A Ref-
erence Amplifier Inverting Resistors. The 20k reference
inverting resistors are connected internally from RINA to
RCOMA and from RCOMA to REFA, respectively (see Block
Diagram). For normal operation tie RCOMA to the negative
input of the external reference inverting amplifier (see
Typical Applications).
GEADJA (Pin 4): Gain Adjust Pin for DAC A. This control
pin can be used to null gain error or to compensate for
reference errors. The gain change expressed in LSB is
the same for any output range. See System Offset and
Gain Adjustments in the Operation section. Tie to ground
if not used.
RINA (Pins 5, 6): Input Resistor for External Reference
Inverting Amplifier. The 20k input resistor is connected
internally from RINA to RCOMA. For normal operation tie
RINA to the external positive reference voltage (see Typical
Applications). Either or both of these precision-matched
resistor sets (each set comprising RINX, RCOMX and REFX)
may be used to invert positive references to provide the
negativevoltagesneededbytheDACs.Typically5V;accepts
up to ±15V. Pins 5 and 6 are internally shorted together.
GND (Pins 7, 10, 15, 17, 18, 27, 30): Ground; tie to
ground.
IOUT2AS, IOUT2AF (Pins 8, 9): DAC A Current Output
Complement Sense and Force Pins. Tie to ground via a
clean, low-impedance path. These pins may be used with
a precision ground buffer amp as a Kelvin sensing pair
(see the Typical Applications section).
CS/LD (Pin 11): Synchronous Chip Select and Load Input
Pin.
SDI (Pin 12): Serial Data Input. Data is clocked in on the
rising edge of the serial clock (SCK) when CS/LD is low.
SCK (Pin 13): Serial Clock Input.
SRO (Pin 14): Serial Readback Output. Data is clocked out
on the falling edge of SCK. Readback data begins clocking
out after the last address bit A0 is clocked in. SRO is an
active output only when the chip is selected (i.e., when
CS/LD is low). Otherwise SRO presents a high impedance
output in order to allow other parts to control the bus.
VDD(Pin16):PositiveSupplyInput;2.7V≤VDD≤5.5V.By-
pass with a 0.1μF low ESR ceramic capacitor to ground.
CLR (Pin 19): Asynchronous Clear Input. When this pin is
low, all DAC registers (both code and span) are cleared to
zero. All DAC outputs are cleared to zero volts.
RFLAG (Pin 20): Reset Flag Output. An active low output
is asserted when there is a power-on reset or a clear event.
Returns high when an Update command is executed.
DNC (Pin 21): Do not connect this pin.
M-SPAN (Pin 22): Manual Span Control Pin. M-SPAN is
used in conjunction with pins S2, S1 and S0 (Pins 25, 24
and 23) to configure all DACs for operation in a single,
fixed output range.
To configure the part for manual span use, tie M-SPAN
directly to VDD. The DAC output range is then set via
hardware pin strapping of pins S2, S1 and S0 (rather than
through the SPI port); and Write and Update commands
have no effect on the active output span.
ToconfigurethepartforSoftSpanuse,tieM-SPANdirectly
to GND. The output ranges are then individually control-
lable through the SPI port; and pins S2, S1 and S0 have
no effect.
See Manual Span Configuration in the Operation section.
M-SPANmustbeconnectedeitherdirectlytoGND(SoftSpan
configuration) or to VDD (manual span configuration).
S0 (Pin 23): Span Bit 0 Input. In Manual Span mode
(M-SPAN tied to VDD),pinsS0,S1andS2arepin-strapped
to select a single fixed output range for all DACs. These
pins should be tied to either GND or VDD even if they are
unused.
S1(Pin24):SpanBit1Input.InManualSpanmode(M-SPAN
tied to VDD), pins S0, S1 and S2 are pin-strapped to select
a single fixed output range for all DACs. These pins should
be tied to either GND or VDD even if they are unused.
相關PDF資料 |
PDF描述 |
|---|---|
| 0210390927 | CABLE JUMPER 1MM .102M 23 POS |
| REC3-2412DRWZ/H6/A | CONV DC/DC 3W 9-36VIN +/-12VOUT |
| GBM18DSAH | CONN EDGECARD 36POS R/A .156 SLD |
| SCRH5D28-180 | INDUCTOR SMD 18UH 0.95A 10KHZ |
| 0210390942 | CABLE JUMPER 1MM .030M 25POS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DC1687A | 制造商:Linear Technology 功能描述:EVAL BOARD, LTC3115 BUCK-BOOST CONVERTER, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC3115, Kit Application Type:Power Management - Voltage Regulator, Application Sub Type:Synchronous Buck-Boost Converter , RoHS Compliant: NA |
| DC1691A01XY_D4X WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DC1691A01XY-D4X WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DC1692C17XX_D4X WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DC1692C18AX-D4X WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。