參數(shù)資料
型號: DC1370A-J
廠商: Linear Technology
文件頁數(shù): 8/34頁
文件大小: 0K
描述: BOARD DEMO 65MSPS LTC2258-12
軟件下載: QuikEval II System
設(shè)計(jì)資源: DC1370A Design Files
標(biāo)準(zhǔn)包裝: 1
系列: *
相關(guān)產(chǎn)品: DC718C-ND - DEMO QUIKEVAL-II DATA
LTC2258-12
LTC2257-12/LTC2256-12
16
225812fd
For more information www.linear.com/LTC2258-12
pin FuncTions
FULL-RATE CMOS OUTPUT MODE
All Pins Below Have CMOS Output Levels (OGND to
OVDD)
D0 to D11 (Pins 19-24, 29-34): Digital Outputs. D11 is
the MSB.
CLKOUT(Pin 27): Inverted version of CLKOUT+.
CLKOUT+ (Pin 28): Data Output Clock. The digital outputs
normally transition at the same time as the falling edge
of CLKOUT+. The phase of CLKOUT+ can also be delayed
relative to the digital outputs by programming the mode
control registers.
DNC (Pins 17, 18, 35): Do not connect these pins.
OF (Pin 36): Over/Under Flow Digital Output. OF is high
when an overflow or underflow has occurred.
DOUBLE DATA RATE CMOS OUTPUT MODE
All Pins Below Have CMOS Output Levels (OGND to
OVDD)
D0_1 to D10_11 (Pins 20, 22, 24, 30, 32, 34): Double
Data Rate Digital Outputs. Two data bits are multiplexed
onto each output pin. The even data bits (D0, D2, D4, D6,
D8, D10) appear when CLKOUT+ is low. The odd data bits
(D1, D3, D5, D7, D9, D11) appear when CLKOUT+ is high.
CLKOUT(Pin 27): Inverted version of CLKOUT+.
CLKOUT+ (Pin 28): Data Output Clock. The digital outputs
normally transition at the same time as the falling and ris-
ing edges of CLKOUT+. The phase of CLKOUT+ can also
be delayed relative to the digital outputs by programming
the mode control registers.
DNC (Pins 17, 18, 19, 21, 23, 29, 31, 33, 35): Do not
connect these pins.
OF (Pin 36): Over/Under Flow Digital Output. OF is high
when an overflow or underflow has occurred.
DOUBLE DATA RATE LVDS OUTPUT MODE
All Pins Below Have LVDS Output Levels. The Output
Current Level is Programmable. There is an Optional
Internal 100 Termination Resistor Between the Pins
of Each LVDS Output Pair.
D0_1/D0_1+ to D10_11/D10_11+ (Pins 19/20, 21/22,
23/24, 29/30, 31/32, 33/34): Double Data Rate Digital
Outputs.Twodatabitsaremultiplexedontoeachdifferential
output pair. The even data bits (D0, D2, D4, D6, D8, D10)
appear when CLKOUT+ is low. The odd data bits (D1, D3,
D5, D7, D9, D11) appear when CLKOUT+ is high.
CLKOUT/CLKOUT+ (Pins 27/28): Data Output Clock.
The digital outputs normally transition at the same time
as the falling and rising edges of CLKOUT+. The phase of
CLKOUT+ can also be delayed relative to the digital outputs
by programming the mode control registers.
OF/OF+ (Pins 35/36): Over/Under Flow Digital Output.
OF+ is high when an overflow or underflow has occurred.
相關(guān)PDF資料
PDF描述
17 LAMP T1-3/4 WEDGE BASE
CL-830-R23-XT CHROMALIT XT LIGHT SOURCE RND
85- T1-3/4 28V WEDGE BASE
93 LAMP INCAND S-8 S.C. BAYONET
A3CT-7011 SWITCH UNIT-IP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1370A-K 功能描述:BOARD DEMO 40MSPS LTC2257-12 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A
DC1370A-L 功能描述:BOARD DEMO 25MSPS LTC2256-12 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A
DC1370A-M 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC718 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC718; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2262-14; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide; Features:Also works with requred DC718
DC1370A-N 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC718 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC718; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2262-12; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide; Features:Also works with requred DC718
DC1371A 功能描述:BOARD USB DATA ACQUISITION HS RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A