參數(shù)資料
型號(hào)： DC1369A-B
廠商： Linear Technology
文件頁(yè)數(shù)： 15/34頁(yè)
文件大小： 0K
描述： BOARD DEMO 105MSPS LTC2260-14
軟件下載： QuikEval II System
設(shè)計(jì)資源： DC1369A Design Files
標(biāo)準(zhǔn)包裝： 1
系列： *
相關(guān)產(chǎn)品： DC890B-ND - BOARD USB DATA COLLECTION
LTC2261-14
LTC2260-14/LTC2259-14
22
226114fc
For more information www.linear.com/LTC2261-14
applicaTions inForMaTion
Forapplicationswherethesamplerateneedstobechanged
quickly, the clock duty cycle stabilizer can be disabled. If
the duty cycle stabilizer is disabled, care should be taken
to make the sampling clock have a 50%(±5%) duty cycle.
The duty cycle stabilizer should not be used below 5Msps.
DIGITAL OUTPUTS
Digital Output Modes
The LTC2261-14/LTC2260-14/LTC2259-14 can operate
in three digital output modes: full-rate CMOS, double-
data rate CMOS (to halve the number of output lines),
or double-data rate LVDS (to reduce digital noise in the
system). The output mode is set by mode control regis-
ter A3 (serial programming mode), or by SCK (parallel
programming mode). Note that double-data rate CMOS
cannot be selected in the parallel programming mode.
Full-Rate CMOS Mode
In full-rate CMOS mode the 14 digital outputs (D0-D13),
overflow (OF), and the data output clocks (CLKOUT+,
CLKOUT–) have CMOS output levels. The outputs are
powered by OVDD and OGND which are isolated from the
A/D core power and ground. OVDD can range from 1.1V
to 1.9V, allowing 1.2V through 1.8V CMOS logic outputs.
For good performance, the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
Double-Data Rate CMOS Mode
In double-data rate CMOS mode, two data bits are
multiplexed and output on each data pin. This reduces the
number of data lines by seven, simplifying board routing
and reducing the number of input pins needed to receive
the data. The 7 digital outputs (D0_1, D2_3, D4_5, D6_7,
D8_9, D10_11, D12_13), overflow (OF), and the data
output clocks (CLKOUT+, CLKOUT–) have CMOS output
levels. The outputs are powered by OVDDandOGNDwhich
are isolated from the A/D core power and ground. OVDD
can range from 1.1V to 1.9V, allowing 1.2V through 1.8V
CMOS logic outputs.
For good performance the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
When using double-data rate CMOS at high sample rates
the SNR will degrade slightly (see Typical Performance
Characteristics section). DDR CMOS is not recommended
for sample frequencies above 100MHz.
Double-Data Rate LVDS Mode
In double-data rate LVDS mode, two data bits are
multiplexed and output on each differential output pair.
There are 7 LVDS output pairs (D0_1+/D0_1– through
D12_13+/D12_13–) for the digital output data. Overflow
(OF+/OF–)andthedataoutputclock(CLKOUT+/CLKOUT–)
each have an LVDS output pair.
By default the outputs are standard LVDS levels: 3.5mA
output current and a 1.25V output common mode volt-
age. An external 100 differential termination resistor
is required for each LVDS output pair. The termination
resistors should be located as close as possible to the
LVDS receiver.
The outputs are powered by OVDD and OGND which are
isolated from the A/D core power and ground. In LVDS
mode, OVDD must be 1.8V.
Programmable LVDS Output Current
In LVDS mode, the default output driver current is 3.5mA.
Thiscurrentcanbeadjustedbyseriallyprogrammingmode
control register A3. Available current levels are 1.75mA,
2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA.
Optional LVDS Driver Internal Termination
In most cases using just an external 100 termination
resistor will give excellent LVDS signal integrity. In addi-
tion, an optional internal 100 termination resistor can
be enabled by serially programming mode control register
A3. The internal termination helps absorb any reflections
caused by imperfect termination at the receiver. When the
internal termination is enabled, the output driver current
is increased by 1.6x to maintain about the same output
voltage swing.
Overflow Bit
The overflow output bit (OF) outputs a logic high when
the analog input is either overranged or underranged. The
overflow bit has the same pipeline latency as the data bits.
相關(guān)PDF資料
PDF描述
18 LAMP T1-3/4 WEDGE BASE
555 LAMP INCAND T1-3/4 WEDGE BASE
73 LAMP T1-3/4 WEDGE BASE 14V
JX7011E0059.000000 OSC 59MHZ 3.3V SMD
A0214X 30MM IND CTRL PB OPERATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1369A-C 功能描述:BOARD DEMO 80MSPS LTC2259-14 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A
DC1369A-D 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC1371 & DC1075 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC1371 & DC1075; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2258-14; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide
DC1369A-E 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC1371 & DC1075 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC1371 & DC1075; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2257-14; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide
DC1369A-F 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC1371 & DC1075 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC1371 & DC1075; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2256-14; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide
DC1369A-G 功能描述:BOARD DEMO 125MSPS LTC2261-12 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*