參數(shù)資料
型號(hào): DAC8512FPZ
廠商: Analog Devices Inc
文件頁數(shù): 2/20頁
文件大小: 0K
描述: IC DAC 12BIT 5V COMPLETE 8-DIP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 50
設(shè)置時(shí)間: 16µs
位數(shù): 12
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
功率耗散(最大): 2.5mW
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 8-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 8-PDIP
包裝: 管件
輸出數(shù)目和類型: 1 電壓,單極;1 電壓,雙極
采樣率(每秒): 62.5k
產(chǎn)品目錄頁面: 786 (CN2011-ZH PDF)
DAC8512
–10–
REV. A
Operating the DAC8512 on +12 V or +15 V Supplies Only
Although the DAC8512 has been specified to operate on a
single, +5 V supply, a single +5 V supply may not be available in
many applications. Since the DAC8512 consumes no more than
2.5 mA, maximum, then an integrated voltage reference, such as
the REF02, can be used as the DAC8512 +5 V supply. The
configuration of the circuit is shown in Figure 26. Notice that
the reference’s output voltage requires no trimming because of
the REF02’s excellent load regulation and tight initial output
voltage tolerance. Although the maximum supply current of the
DAC8512 is 2.5 mA, local bypassing of the REF02’s output
with at least 0.1
F at the DAC’s voltage supply pin is recom-
mended to prevent the DAC’s internal digital circuits from af-
fecting the DAC’s internal voltage reference.
+12V OR +15V
0.1
F
4
REF02
6
2
0.1
F
6
2
8
DAC8512
V
OUT
1
5
3
4
7
GND
CS
CLR
LD
SCLK
SDI
V
DD
Figure 26. Operating the DAC8512 on +12 V or +15 V
Supplies Using a REF02 Voltage Reference
Measuring Offset Error
One of the most commonly specified endpoint errors associated
with real world nonideal DACs is offset error.
In most DAC testing, the offset error is measured by applying
the zero-scale code and measuring the output deviation from 0
volt. There are some DACs where offset errors may be present
but not observable at the zero scale because of other circuit limi-
tations (for example, zero coinciding with single-supply ground).
In these DACs, nonzero output at zero code cannot be read as
the offset error. In the DAC8512, for example, the zero-scale
error is specified to be
±3 LSBs. Since zero scale coincides with
zero volt, it is not possible to measure negative offset error.
V
OUT
0.1
F
200
A, MAX
V–
6
2
8
DAC8512
1
+5V
CS
CLR
5
3
4
LD
SCLK
SDI
R
7
SET CODE = 000
H AND MEASURE V OUT
GND
V
DD
Figure 27. Measuring Zero-Scale or Offset Error
By adding a pull-down resistor from the output of the DAC8412
to a negative supply as shown in Figure 27, offset errors can
now be read at zero code. This configuration forces the output
p-channel MOSFET to source current to the negative supply
thereby allowing the designer to determine in which direction the
offset error appears. The value of the resistor should be such that,
at zero code, current through the resistor is 200
A, maximum.
Bipolar Output Operation
Although the DAC8512 has been designed for single-supply op-
eration, bipolar operation is achievable using the circuit illus-
trated in Figure 28. The circuit uses a single-supply, rail-to-rail
OP295 op amp and the REF03 to generate the –2.5 V reference
required to level-shift the DAC output voltage. Note that the –
2.5 V reference was generated without the use of precision resis-
tors. The circuit has been configured to provide an output
voltage in the range –5 V
≤ V
OUT
≤ +5 V and is coded in com-
plementary offset binary. Although each DAC LSB corresponds
to 1 mV, each output LSB has been scaled to 2.44 mV. Table
III provides the relationship between the digital codes and out-
put voltage.
The transfer function of the circuit is given by:
VO = –1 mV × Digital Code ×
R4
R1
+ 2.5
×
R4
R2
and, for the circuit values shown, becomes:
VO = –2.44 mV
× Digital Code + 5 V
+5V
10
F
+
0.1
F
1
8
7
4
3
2
5
6
DAC8512
V
DD
GND
R1
10k
R2
12.7k
R3
247k
6
5
4
8
7
–5V
≤ V
O
+5V
–5V
A2
P2
10k
ZERO SCALE
ADJUST
P3
500
R4
23.7k
FULL SCALE
ADJUST
–2.5V
CLR
LD
CS
SCLK
SDI
0.1
F
+5V
REF03
A1
–2.5V
0.01
F
100
P1
10k
2.5V
TRIM
2
6
5
4
2
1
3
A1, A2 = 1/2 OP295
Figure 28. Bipolar Output Operation
相關(guān)PDF資料
PDF描述
LTC1658CMS8#PBF IC D/A CONV 14BIT R-R 8-MSOP
ICS870931ARI-01LFT IC CLK GENERATOR LVCMOS 20QSOP
ICS1562BM-001T IC VIDEO CLK SYNTHESIZER 16-SOIC
AD5062BRJZ-2500RL7 IC DAC 16BIT 2.7-5.5V SOT23-8
ICS843023AGILFT IC CLK GENERATOR LVPECL 8-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC8512FS 功能描述:IC DAC 12BIT 5V COMPLETE 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
DAC8512FS-REEL 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 8-Pin SOIC N T/R
DAC8512FS-REEL7 功能描述:IC DAC 12BIT SRL LP 5V 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
DAC8512FSZ 功能描述:IC DAC 12BIT 5V COMPLETE 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
DAC8512FSZ-REEL 功能描述:IC DAC 12BIT SRL LP 5V 8SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*