- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376556 > DAC2KY Dual, 12-Bit, 125MSPS DIGITAL-TO-ANALOG CONVERTER PDF資料下載
參數(shù)資料
| 型號： | DAC2KY |
| 英文描述： | Dual, 12-Bit, 125MSPS DIGITAL-TO-ANALOG CONVERTER |
| 中文描述： | 雙通道，12位，125Msps數(shù)字模擬轉(zhuǎn)換器 |
| 文件頁數(shù)： | 5/17頁 |
| 文件大?。?/td> | 389K |
| 代理商： | DAC2KY |
DAC2902
SBAS167A
5
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNITS
t
S
t
H
t
LPW,
t
CPW
t
CW
Input Setup Time
Input Hold Time
Latch/Clock Pulsewidth
Delay Rising CLK Edge to
Rising WRT Edge
Propagation Delay
Settling Time (0.1%)
2
ns
ns
ns
ns
1.5
3.5
0
4
t
PW
–
2
t
PD
t
SET
1
30
ns
ns
TIMING DIAGRAM
t
PD
t
H
t
LPW
t
CPW
t
CW
t
SET
D[11:0]
(n)
D[11:0]
(n + 1)
t
S
I
OUT(n)
I
OUT(n +1)
50%
DATA IN
WRT1
WRT2
CLK1
CLK2
I
OUT
1
I
OUT
2
DIGITAL INPUTS AND TIMING
The data input ports of the DAC2902 accepts a standard
positive coding with data bit D11 being the most significant
bit (MSB). The converter outputs support a clock rate of up
to 125MSPS. The best performance will typically be achieved
with a symmetric duty cycle for write and clock; however,
the duty cycle may vary as long as the timing specifications
are met. Also, the set-up and hold times may be chosen
within their specified limits.
All digital inputs of the DAC2902 are CMOS compatible.
The logic thresholds depend on the applied digital supply
voltages, such that they are set to approximately half the
supply voltage; V
th
= +V
D
/2 (±20% tolerance). The DAC2902
is designed to operate with a digital supply (+V
D
) of +3.0V
to +5.5V.
The two converter channels within the DAC2902 consist of
two independent, 12-bit, parallel data ports. Each DAC-
channel is controlled by its own set of write (WRT1, WRT2)
and clock (CLK1, CLK2) inputs. Here, the WRT lines
control the channel input latches and the CLK lines control
the DAC latches. The data is first loaded into the input latch
by a rising edge of the WRT line. This data is presented to
the DAC latch on the following falling edge of the WRT
signal. On the next rising edge of the CLK line, the DAC is
updated with the new data and the analog output signal will
change accordingly. The double latch architecture of the
DAC2902 results in a defined sequence for the WRT and
CLK signals, expressed by parameter ‘t
CW
’. A correct tim-
ing is observed when the rising edge of CLK occurs at the
same time, or before, the rising edge of the WRT signal. This
condition can simply be met by connecting the WRT and
CLK lines together. Note that all specifications were mea-
sured with the WRT and CLK lines connected together.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC2902 | Dual, 12-Bit, 125MSPS DIGITAL-TO-ANALOG CONVERTER |
| DAC2902-EVM | Dual, 12-Bit, 125MSPS DIGITAL-TO-ANALOG CONVERTER |
| DAC2900-EVM | DAC2900 10-bit, 125MSPS DC EVM(DAC2900 10位, 125MSPS DC 評估板) |
| DAC2902-EVM | DAC2902 12-bit, 125MSPS DC EVM(DAC2902 12位, 125MSPS DC 評估板) |
| DAC2904-EVM | DAC2904 14-bit, 125MSPS DC EVM(DAC2904 14位, 125MSPS DC 評估板) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC312 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit High Speed Multiplying D/A Converter |
| DAC312BR | 制造商:Rochester Electronics LLC 功能描述:12-BIT HIGH-SPEED MULTIPL - Bulk |
| DAC312BR/883 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit High Speed Multiplying D/A Converter |
| DAC312BR/883C | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 20-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:12-BIT HI-SPEED MULT-LEV.B - Bulk |
| DAC312ER | 功能描述:IC DAC 12BIT MULT HS 20-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。