- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353063 > DAC1326X DAC1326X 1.2V 8BIT 2MSPS DAC|Data Sheet PDF資料下載
參數(shù)資料
| 型號： | DAC1326X |
| 英文描述： | DAC1326X 1.2V 8BIT 2MSPS DAC|Data Sheet |
| 中文描述： | DAC1326X 1.2V的8位2MSPS援會|數(shù)據(jù)資料 |
| 文件頁數(shù)： | 8/15頁 |
| 文件大小： | 228K |
| 代理商： | DAC1326X |
SEC ASIC
DAC1350X
10BIT 75MSPS Quad DAC
ANALOG
NAME
I/
O
I/O PAD
PIN DESCRIPTION
INPUTS
PDDAC[3:0]
DI
picc_abb
Individual DAC power down control.
When activated(high), the corresponding DAC is disabled.
DACLP[3:0]
DI
picc_abb
Low power current dumping mode control for each DAC. When selected
(high enables low power mode) the corresponding DAC will run at
reduced power with a slight loss in performance.
CLK
DI
picc_abb
DAC master clock. Input data is sampled with the rising edge of CLK.
DACPRE
DI
picc_abb
Control strobe for the DAC auto-load detection comparator. When
DACPRE transitions high-to-low, the auto-load detect circuit evaluates its
selected input. Appropriate settling time must be allowed before the
comparator output (DTOUT) is used. When not used, DACPRE should
be left high.
DATA0[9:0]
DATA1[9:0]
DATA2[9:0]
DATA3[9:0]
DI
picc_abb
10-bit straight binary digital input for each DAC channel.
BGPD
DI
picc_abb
Power down control for Bandgap and all quad DACs. A high level
disables all quad DACs plus the bandgap reference regardless of the
states of PDDAC0,PDDAC1,PDDAC2,PDDAC3
DLDSEL[1:0]
DI
picc_abb
Selection control for external DAC auto-load detection. Enable of load
for IOUT0 is selected LDSEL[1:0]="00", IOUT2 is DLDSEL[1:0]="01",
IOUT1 is DLDSEL[1:0]="10", IOUT3 is DLDSEL[1:0]="11"
OUTPUT
DTOUT
DO
pot8_abb
Comparator output for detection of resistive load at DAC output. A low
at the detect output indicates that the output voltage of the selected
channel is above 0.53V and therefore that no load is attached.
IOUT0
IOUT1
IOUT2
IOUT3
AO
phoa_abb
Analog Current Output for each of the four DACs
REFERENCES
CCOMP
AB
phoa_abb
Connect external 0.1uF cap to AVDD33A.
IRSET
AB
phoa_abb
External resistor from this node to AVSS33A
defines the full scale
output current for the DACs.
VBIAS
AB
phoa_abb
Connect external 0.1uF cap and 100ohm resistor to
AVDD33A.
VREFOUT
AB
phoa_abb
internal / external voltage reference output
PIN
CONFIGURATION
2 / 15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC1329X | DAC1329X 3.3V 12BIT 80MSPS DAC|Data Sheet |
| DAC1330X | DAC1330X 3.3V 12BIT 2MSPS DAC|Data Sheet |
| DAC1331X | DAC1331X 10BIT 40MSPS DAC|Data Sheet |
| DAIDL100 | Logic IC |
| DAIDL100G | Logic IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1329X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DAC1329X 3.3V 12BIT 80MSPS DAC|Data Sheet |
| DAC1330X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DAC1330X 3.3V 12BIT 2MSPS DAC|Data Sheet |
| DAC1331X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DAC1331X 10BIT 40MSPS DAC|Data Sheet |
| DAC1350X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DAC1350X 10BIT 75MSPS Quad-DAC|Data Sheet |
| DAC1353X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DAC1353X 1.2V 8BIT 2MSPS DAC|Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。