參數(shù)資料
型號: DAC1220
英文描述: 20-Bit Low Power DIGITAL-TO-ANALOG CONVERTER
中文描述: 20位低功耗數(shù)字到模擬轉(zhuǎn)換器
文件頁數(shù): 10/14頁
文件大?。?/td> 123K
代理商: DAC1220
10
DAC1220
SLEEP MODE
The Sleep Mode is entered after the bit combination 10 has
been written to the CMR Operation Mode bits (MD1 and
MD0). This mode ends when these bits are changed to a
value other than 10.
Communication with the DAC1220 can continue during
Sleep Mode. When a new mode (other than Sleep) has been
entered, the DAC1220 will execute a very brief internal
power-up sequence of the analog and digital circuitry. In
addition, the settling of the external V
REF
and other circuitry
must be taken into account to determine the amount of time
required to resume normal operation.
The output is turned off in sleep mode.
SERIAL INTERFACE
The DAC1220 includes a flexible serial interface which can
be connected to microcontrollers and digital signal proces-
sors in a variety of ways. Along with this flexibility, there is
also a good deal of complexity. This section describes the
trade-offs between the different types of interfacing methods
in a top-down approach—starting with the overall flow and
control of serial data, moving to specific interface examples,
and then providing information on various issues related to
the serial interface.
t
1
t
3
t
4
t
2
t
2
SCLK
Reset On
Falling Edge
FIGURE 3. Resetting the DAC1220.
t
1
: > 512 t
XIN
< 800 t
XIN
t
2
: > 10 t
XIN
t
3
: > 1024 t
XIN
< 1800 t
XIN
t
4
:
2048 t
XIN
< 2400 t
XIN
Reset, Power-On Reset and Brown-Out
The DAC1220 contains an internal power-on reset circuit. If
the power supply ramp rate is greater than 50mV/ms, this
circuit will be adequate to ensure the device powers up
correctly. Due to oscillator settling considerations, commu-
nication to and from the DAC1220 should not occur for at
least 25ms after power is stable.
If this requirement cannot be met or if the circuit has brown-
out considerations, the timing diagram of Figure 3 can be
used to reset the DAC1220. This accomplishes the reset by
controlling the duty cycle of the SCLK input.
Sleep mode is the default state after power on or reset. The
output is high impedance during sleep mode.
I/O Recovery
If serial communication stops during an instruction or data
transfer for longer than 100ms (for f
XIN
= 2.5MHz), the
DAC1220 will reset its serial interface. This will not affect
the internal registers. The main controller must not continue
the transfer after this event, but must restart the transfer from
the beginning. This feature is very useful if the main control-
ler can be reset at any point. After reset, simply wait 200ms
(for f
XIN
= 2.5MHz) before starting serial communication.
Isolation
The serial interface of the DAC1220 provides for simple
isolation methods. An example of an isolated two-wire
interface is shown in Figure 4.
1
2
3
4
5
6
7
8
DV
DD
X
OUT
X
IN
DGND
AV
DD
DNC
DNC
DNC
SCLK
SDIO
CS
AGND
V
REF
V
OUT
C
2
C
1
16
15
14
13
12
11
10
9
DAC1220
C
2
12pF
C
1
12pF
AV
DD
XTAL
V
OUT
V
REF
DV
DD
P1.1
P1.0
8051
Opto
Coupler
Opto
Coupler
Isolated
Power
C
2
C
1
= DGND
= AGND
= Isolated
FIGURE 4. Isolation for Two-Wire Interface
相關(guān)PDF資料
PDF描述
DAC1220E 20-Bit Low Power DIGITAL-TO-ANALOG CONVERTER
DAC1221 16-Bit Low Power DIGITAL-TO-ANALOG CONVERTER
DAC1221E 16-Bit Low Power DIGITAL-TO-ANALOG CONVERTER
DAC2450CT1T 2.45 GHZ DIELECTRIC ANTENNA
DAC2800D 6W Dual DC-DC Converter(輸出功率6W,高隔離電壓的雙DC-DC轉(zhuǎn)換器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC1220E 功能描述:數(shù)模轉(zhuǎn)換器- DAC 20-Bit Low Power RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1220E 制造商:BURR-BROWN 功能描述:IC 20BIT DAC SMD 1220 SSOP16
DAC1220E 制造商:Texas Instruments 功能描述:D/A Converter (D-A) IC 制造商:Texas Instruments 功能描述:IC, DAC, 20BIT, 0.5KSPS, QSOP-16
DAC1220E 制造商:Texas Instruments 功能描述:IC 20-BIT MONOLITHIC D/A 16-QSOP
DAC1220E/250 制造商:未知廠家 制造商全稱:未知廠家 功能描述:D/A CONVERTER