參數(shù)資料
型號(hào)： CYWUSB6934
廠商： Cypress Semiconductor Corp.
英文描述： Sound/Security Multiconductor Cable; Number of Conductors:2; Conductor Size AWG:18; No. Strands x Strand Size:7 x 26; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes; Conductor Material:Copper RoHS Compliant: Yes
中文描述： 個(gè)WirelessUSB LS的2.4GHz直接序列擴(kuò)頻無(wú)線電芯片
文件頁(yè)數(shù)： 12/30頁(yè)
文件大?。?/td> 305K
代理商： CYWUSB6934
CYWUSB6932
CYWUSB6934
Document 38-16007 Rev. *G
Page 12 of 30
Note:
4.
All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The
status bits are affected by TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the receive status will read 0 if the IC is not in receive mode. These
registers are read-only.
Addr: 0x08
REG_RX_INT_STAT
Default: 0x00
7
6
5
4
3
2
1
0
Valid B
Flow Violation
B
EOF B
Full B
Valid A
Flow Violation
A
EOF A
Full A
Figure 7-7. Receive SERDES Interrupt Status
[4]
Bit
7
Name
Valid B
Description
The Valid B bit is true when all the bits in the Receive SERDES Data B register (Reg 0x0B) are valid.
1 = All bits are valid for Receive SERDES Data B.
0 = Not all bits are valid for Receive SERDES Data B.
When data is written into the Receive SERDES Data B register (Reg 0x0B) this bit is set if all of the bits within the byte
that has been written are valid. This bit cannot generate an interrupt.
The Flow Violation B bit is used to signal whether an overflow or underflow condition has occurred for the Receive
SERDES Data B register (Reg 0x0B).
1 = Overflow/underflow interrupt pending for Receive SERDES Data B.
0 = No overflow/underflow interrupt pending for Receive SERDES Data B.
Overflow conditions occur when the radio loads new data into the Receive SERDES Data B register (Reg 0x0B) before
the prior data has been read. Underflow conditions occur when trying to read the Receive SERDES Data B register
(Reg 0x0B) when the register is
empty. This bit is cleared by reading the Receive Interrupt Status register (Reg 0x08)
The End of Frame B bit is used to signal whether an EOF event has occurred on the Channel B receive.
1 = EOF interrupt pending for Channel B.
0 = No EOF interrupt pending for Channel B.
An EOF condition occurs for the Channel B Receiver when receive has begun and then the number of bit times
specified in the SERDES Control register (Reg 0x06) elapse without any valid bits being received. This bit is cleared
by reading the Receive Interrupt Status register (Reg 0x08)
The Full B bit is used to signal when the Receive SERDES Data B register (Reg 0x0B) is filled with data.
1 = Receive SERDES Data B full interrupt pending.
0 = No Receive SERDES Data B full interrupt pending.
A Full B condition occurs when data is transferred from the Channel B Receiver into the Receive SERDES Data B
register (Reg 0x0B). This could occur when a complete byte is received or when an EOF event occurs whether or not
a complete byte has been received.
The Valid A bit is true when all of the bits in the Receive SERDES Data A Register (Reg 0x09) are valid.
1 = All bits are valid for Receive SERDES Data A.
0 = Not all bits are valid for Receive SERDES Data A.
When data is written into the Receive SERDES Data A register (Reg 0x09) this bit is set if all of the bits within the byte
that has been written are valid. This bit cannot generate an interrupt.
The Flow Violation A bit is used to signal whether an overflow or underflow condition has occurred for the Receive
SERDES Data A register (Reg 0x09).
1 = Overflow/underflow interrupt pending for Receive SERDES Data A.
0 = No overflow/underflow interrupt pending for Receive SERDES Data A.
Overflow conditions occur when the radio loads new data into the Receive SERDES Data A register (Reg 0x09) before
the prior data has been read. Underflow conditions occur when trying to read the Receive SERDES Data A register
(Reg 0x09) when the register is empty. This bit is cleared by reading the Receive Interrupt Status register (Reg 0x08)
The End of Frame A bit is used to signal whether an EOF event has occurred on the Channel A receive.
1 = EOF interrupt pending for Channel A.
0 = No EOF interrupt pending for Channel A.
An EOF condition occurs for the Channel A Receiver when receive has begun and then the number of bit times
specified in the SERDES Control register (0x06) elapse without any valid bits being received. This bit is cleared by
reading the Receive Interrupt Status register (Reg 0x08).
The Full A bit is used to signal when the Receive SERDES Data A register (Reg 0x09) is filled with data.
1 = Receive SERDES Data A full interrupt pending.
0 = No Receive SERDES Data A full interrupt pending.
A Full A condition occurs when data is transferred from the Channel A Receiver into the Receive SERDES Data A
Register (Reg 0x09). This could occur when a complete byte is received or when an EOF event occurs whether or not
a complete byte has been received.
6
Flow Violation
B
5
EOF B
4
Full B
3
Valid A
2
Flow Violation
A
1
EOF A
0
Full A
相關(guān)PDF資料
PDF描述
CYWUSB6934-48LFXC Multiconductor Cable; Number of Conductors:2; Conductor Size AWG:18; No. Strands x Strand Size:7 x 26; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes; Capacitance:30pF/ft; Conductor Material:Copper RoHS Compliant: Yes
CYWUSB6935-48LFXC WirelessUSB LRTM 2.4-GHz DSSS Radio SoC
CYWUSB6935-48LFXI WirelessUSB LRTM 2.4-GHz DSSS Radio SoC
CYWUSB6941 WirelessUSB EX Radio
CYWUSB6941-42BAC WirelessUSB EX Radio
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYWUSB6934-28SEC 功能描述:IC WIRELESS USB 2.4GHZ 28-SOIC RoHS:否 類別:RF/IF 和 RFID >> RF 收發(fā)器 系列:WirelessUSB™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:30 系列:- 頻率:4.9GHz ~ 5.9GHz 數(shù)據(jù)傳輸率 - 最大:54Mbps 調(diào)制或協(xié)議:* 應(yīng)用:* 功率 - 輸出:-3dBm 靈敏度:- 電源電壓:2.7 V ~ 3.6 V 電流 - 接收:* 電流 - 傳輸:* 數(shù)據(jù)接口:PCB，表面貼裝 存儲(chǔ)容量:- 天線連接器:PCB，表面貼裝 工作溫度:-25°C ~ 85°C 封裝/外殼:68-TQFN 裸露焊盤 包裝:管件
CYWUSB6934-48LFC 功能描述:IC WIRELESS USB 2.4GHZ 48VQFN RoHS:否 類別:RF/IF 和 RFID >> RF 收發(fā)器 系列:WirelessUSB™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:30 系列:- 頻率:4.9GHz ~ 5.9GHz 數(shù)據(jù)傳輸率 - 最大:54Mbps 調(diào)制或協(xié)議:* 應(yīng)用:* 功率 - 輸出:-3dBm 靈敏度:- 電源電壓:2.7 V ~ 3.6 V 電流 - 接收:* 電流 - 傳輸:* 數(shù)據(jù)接口:PCB，表面貼裝 存儲(chǔ)容量:- 天線連接器:PCB，表面貼裝 工作溫度:-25°C ~ 85°C 封裝/外殼:68-TQFN 裸露焊盤 包裝:管件
CYWUSB6934-48LFXC 功能描述:射頻接收器 Tranciever COM RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel
CYWUSB6934-48LTXC 功能描述:射頻收發(fā)器 2.4 GHz Wireless USB RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
CYWUSB6935 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:WirelessUSB LRTM 2.4-GHz DSSS Radio SoC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*