參數(shù)資料
型號: CYW2336
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: 諧振器
英文描述: Dual Serial Input PLL with 2.0- and 1.1-GHz Prescalers(帶2.0-GHz 預(yù)標(biāo)定器的串聯(lián)輸入PLL)
中文描述: DUAL PRESCALER, PDSO20
封裝: 0.173 INCH, MO-153, TSSOP-20
文件頁數(shù): 8/10頁
文件大?。?/td> 157K
代理商: CYW2336
CYW2336
8
Notes:
6.
7.
The MSB is loaded in first.
Low count ratios may violate frequency limits of the phase detector.
Table 2. Shift Register Configuration
[6]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
Reference Counter and Configuration Bits
CNT1CNT2 R1
R2
R3
R4
R5
R6
R7
R8
R9
R10 R11 R12 R13 R14 R15
FC
IDO
TS
LD
FO
Programmable Counter bits
CNT1CNT2 A1
A2
A3
A4
A5
A6
A7
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10 B11 PRE PD
Bit(s) Name
Function
CNT1, CNT2
Control Bits:
Directs programming data to PLL1 (high frequency) or PLL2 (low frequency).
Reference Counter Setting Bits:
15 bits, R = 3 to 32767.
[7]
R1
R15
FC
Phase Sense of the Phase Detector:
Set to match the VCO polarity, H = + (Positive VCO transfer function).
Charge Pump Setting Bit:
ID
O
HIGH = 4.4 mA, ID
O
LOW = 1.1 mA.
Three-state Bit:
Three-states the D
O
output for PLL2 and PLL1 when HIGH.
Lock Detect:
Directs the lock detect signal source pin 10. Pin 10 is HIGH with narrow low excursions when
locked. When not locked, this pin is LOW.
Frequency Out:
This bit can be set to read out reference or programmable divider at the LD pin for test purposes.
ID
O
TS
LD
F
O
PRE
Prescaler:
Prescaler divide bit, for PLL1 and PLL2 (LOW = 64/65, HIGH = 128/129).
Power-down:
LOW = power-up, HIGH = power-down. F
IN
is at a high-impedance state, respective B counter
is disabled, forces three-state at D
O
outputs and phase comparators are disabled. The reference counter is
disabled and the OSC input is high-impedance after both PLLs are powered down. Data can be input and latched
in the power-down state.
PD
A1
A7
Swallow Counter Divide Ratio:
A = 0 to 127.
Programmable Counter Divide Ratio:
B = 3 to 2047.
[7]
B1
B11
Table 3. F
O
/LD Pin Truth Table
FO (Bit 22)
PLL1
LD (Bit 21)
F
O
/LD Pin Output State
PLL2
PLL1
PLL2
0
0
0
0
Disable
0
0
0
1
PLL2 Lock Detect
0
0
1
0
PLL1 Lock Detect
0
0
1
1
PLL1/PLL2 Lock Detect
0
1
X
0
PLL2 Reference Divider Output
1
0
X
0
PLL1 Reference Divider Output
0
1
X
1
PLL2 Programmable Divider Output
1
0
X
1
PLL1 Programmable Divider Output
1
1
0
1
PLL2 Counter Reset
1
1
1
0
PLL1 Counter Reset
1
1
1
1
PLL1/PLL2 Counter Reset
相關(guān)PDF資料
PDF描述
CYW256OXC Multiconductor Paired Security UTP Cable; Number of Conductors:8; Conductor Size AWG:23; No. Strands x Strand Size:Solid; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:4; Impedance:100ohm; Jacket Color:Gray RoHS Compliant: Yes
CYW256OXCT Multiconductor Paired Security UTP Cable; Number of Conductors:8; Conductor Size AWG:23; No. Strands x Strand Size:Solid; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:4; Impedance:100ohm; Jacket Color:Black RoHS Compliant: Yes
CYW3335 Dual Serial Input PLL with 2.5-GHz Prescalers(帶2.5-GHz 預(yù)標(biāo)定器的串聯(lián)輸入PLL)
CYWM6934 WirelessUSB LS Radio Module
CYWM6935 Multiconductor Cable; Number of Conductors:2; Conductor Size AWG:20; No. Strands x Strand Size:7 x 28; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes; Capacitance:56pF/ft; Conductor Material:Copper RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYW2338 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Dual Serial Input PLL with 2.5- and 1.1-GHz Prescalers
CYW2338ZI 制造商:Cypress Semiconductor 功能描述:
CYW2338ZIT 制造商:Cypress Semiconductor 功能描述:
CYW255OXC 功能描述:時鐘緩沖器 200MhZ-24 Out Buff 4 DDR3 SDRAM DIMMS RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
CYW255OXCT 功能描述:時鐘緩沖器 200MhZ-24 Out Buff 4 DDR3 SDRAM DIMMS RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel