參數(shù)資料
型號(hào)： CYV15G0204RB-BGXC
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Independent Clock Dual HOTLink II⑩ Reclocking Deserializer
中文描述： SPECIALTY TELECOM CIRCUIT, PBGA256
封裝： 27 X 27 MM, 1.57 MM HEIGHT, LEAD FREE, TBGA-256
文件頁(yè)數(shù)： 9/24頁(yè)
文件大?。?/td> 332K
代理商： CYV15G0204RB-BGXC
CYV15G0204RB
Document #: 38-02103 Rev. *C
Page 9 of 24
DATA[6:0]
LVTTL input
asynchronous,
internal pull-up
Control Data Bus
. The DATA[6:0] bus is the input data bus used to configure the
device. The WREN input writes the values of the DATA[6:0] bus into the latch
specified by address location on the ADDR[2:0] bus.
[3]
Table 3 on page 13
lists the
configuration latches within the device, and the initialization value of the latches upon
the assertion of RESET.
Table 4 on page 14
shows how the latches are mapped in
the device.
Internal Device Configuration Latches
RXRATE[A..B]
Internal Latch
[4]
SDASEL[2..1][A..B]
[1:0]
RXPLLPD[A..B]
Internal Latch
[4]
RXBIST[A..B][1:0]
Internal Latch
[4]
ROE2[A..B]
Internal Latch
[4]
ROE1[A..B]
Internal Latch
[4]
Factory Test Modes
SCANEN2
LVTTL input,
internal pull-down
TMEN3
LVTTL input,
internal pull-down
Analog I/O
ROUTA1±
ROUTB1±
Output
Receive Clock Rate Select
.
Signal Detect Amplitude Select
.
Internal Latch
[4]
Receive Channel Power Control
.
Receive Bist Disabled
.
Reclocker Differential Serial Output Driver 2 Enable
.
Reclocker Differential Serial Output Driver 1 Enable
.
Factory Test 2.
SCANEN2 input is for factory testing only. This input may be left as
a NO CONNECT, or GND only.
Factory Test 3
. TMEN3 input is for factory testing only. This input may be left as a
NO CONNECT, or GND only.
CML Differential
Primary Differential Serial Data Output
. The ROUTx1± PECL-compatible CML
outputs (+3.3V referenced) are capable of driving terminated transmission lines or
standard fiber-optic transmitter modules, and must be AC-coupled for
PECL-compatible connections.
Secondary Differential Serial Data Output
. The ROUTx2± PECL-compatible CML
outputs (+3.3V referenced) are capable of driving terminated transmission lines or
standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible
connections.
Primary Differential Serial Data Input
. The INx1± input accepts the serial data
stream for deserialization. The INx1± serial stream is passed to the receive CDR
circuit to extract the data content when INSELx = HIGH.
Secondary Differential Serial Data Input
. The INx2± input accepts the serial data
stream for deserialization. The INx2± serial stream is passed to the receiver CDR
circuit to extract the data content when INSELx = LOW.
ROUTA2±
ROUTB2±
CML Differential
Output
INA1±
INB1±
Differential Input
INA2±
INB2±
Differential Input
JTAG Interface
TMS
LVTTL Input,
internal pull-up
LVTTL Input,
internal pull-down
3-State LVTTL
Output
LVTTL Input,
internal pull-up
LVTTL Input,
internal pull-up
Test Mode Select
. Used to control access to the JTAG Test Modes. If maintained
high for
≥
5 TCLK cycles, the JTAG test controller is reset.
JTAG Test Clock
.
TCLK
TDO
Test Data Out
. JTAG data output buffer. High-Z while JTAG test mode is not
selected.
Test Data In
. JTAG data input port.
TDI
TRST
JTAG reset signal
. When asserted (LOW), this input asynchronously resets the
JTAG test access port controller.
Note
4. See
“Device Configuration and Control Interface” on page 12
for detailed information on the internal latches.
Pin Definitions
(continued)
CYV15G0204RB Dual HOTLink II Deserializing Reclocker
Name
I/O Characteristics
Signal Description
[+] Feedback
相關(guān)PDF資料
PDF描述
CYV15G0204TRB Independent Clock HOTLink II⑩ Dual Serializer and Dual Reclocking Deserializer
CYV15G0204TRB-BGC Independent Clock HOTLink II⑩ Dual Serializer and Dual Reclocking Deserializer
CYV15G0204TRB-BGXC Independent Clock HOTLink II⑩ Dual Serializer and Dual Reclocking Deserializer
CYV15G0401DXB Quad HOTLink II Transceiver
CYV15G0401DXB-BGC Quad HOTLink II Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYV15G0204TRB 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock HOTLink II⑩ Dual Serializer and Dual Reclocking Deserializer
CYV15G0204TRB-BGC 功能描述:視頻 IC 2x Indep Reclocker Serializer COM RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
CYV15G0204TRB-BGXC 功能描述:視頻 IC 2x Indep Reclocker Serializer COM RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
CYV15G0401DXB 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Quad HOTLink II⑩ Transceiver
CYV15G0401DXB-BGC 功能描述:電信線路管理 IC Quad Ch Video COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*