參數(shù)資料
型號： CYV15G0201DXB-BBI
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Dual-channel HOTLink II Transceiver
中文描述： SPECIALTY TELECOM CIRCUIT, PBGA196
封裝： 15 X 15 MM, 1.50 MM HEIGHT, FBGA-196
文件頁數(shù)： 7/46頁
文件大?。?/td> 577K
代理商： CYV15G0201DXB-BBI
CYP15G0201DXB
CYV15G0201DXB
Document #: 38-02058 Rev. *G
Page 7 of 46
SCSEL
LVTTL Input,
synchronous,
internal pull-down,
sampled by
TXCLKA
↑
or REFCLK
↑
[4]
LVTTL Input,
synchronous,
internal pull-up,
sampled by the
respective TXCLKx
↑
or REFCLK
↑
[4]
Special Character Select
. Used in some transmit modes along with TXCTx[1:0] to encode
special characters or to initiate a Word Sync Sequence. When the transmit paths are
configured for independent inputs clocks (TXCKSEL = MID), SCSEL is captured relative to
TXCLKA
↑
.
TXOPA
TXOPB
Transmit Path Odd Parity
.
When parity checking is enabled (PARCTL
≠
LOW), the parity
captured at these inputs is XORed with the data on the associated transmit data TXDx bus
to verify the integrity of the captured character.
Transmit Path Clock and Clock Control
TXCKSEL
3-Level Select
[5]
Static Control Input
Transmit Clock Select
. Selects the clock source, used to write data into the Transmit Input
Register, of the transmit channel(s).
When LOW, both Input Registers are clocked by REFCLK
↑
[4]
. When MID, TXCLKx
↑
is used
as the Input Register clock for TXDx[7:0] and TXCTx[1:0]. When HIGH, TXCLKA
↑
is used
to clock data into the Input Register of each channel.
When TXCKSEL = MID or HIGH (TXCLKx or TXCLKA selected to clock input register),
configuring TXRATE = HIGH (Half-rate REFCLK) is an invalid mode of operation.
Transmit PLL Clock Rate Select
. When TXRATE = HIGH, the Transmit PLL multiplies
REFCLK by 20 to generate the serial symbol-rate clock. When TXRATE = LOW, the transmit
PLL multiples REFCLK by 10 to generate the serial symbol-rate clock. See
Table 10
for a
list of operating serial rates.
When REFCLK is selected to clock the receive parallel interfaces (RXCKSEL = LOW), the
TXRATE input also determines if the clocks on the RXCLKA
±
and RXCLKC
±
outputs are
full or half-rate. When TXRATE = HIGH (REFCLK is half-rate), the RXCLKA± and RXCLKC±
output clocks are also half-rate clocks and follow the frequency and duty cycle of the
REFCLK input. When TXRATE = LOW (REFCLK is full-rate), the RXCLKA± and RXCLKC±
output clocks are full-rate clocks and follow the frequency and duty cycle of the REFCLK
input.
When TXCKSEL = MID or HIGH (TXCLKx or TXCLKA selected to clock input register),
configuring TXRATE = HIGH (Half-rate REFCLK) is an invalid mode of operation.
Transmit Clock Output
.
This true and complement output clock is synthesized by the
transmit PLL and operates synchronous to the internal transmit character clock. It operates
at either the same frequency as REFCLK (when TXRATE = LOW), or at twice the frequency
of REFCLK (when TXRATE = HIGH). This output clock has no direct phase relationship to
REFCLK.
Transmit Path Input Clocks
.
These clocks must be frequency-coherent to TXCLKO±, but
may be offset in phase. The internal operating phase of each input clock (relative to
REFLCK or TXCLKO±) is adjusted when TXRST = LOW and locked when TXRST = HIGH.
TXRATE
LVTTL Input,
Static Control input,
internal pull-down
TXCLKO±
LVTTL Output
TXCLKA
TXCLKB
LVTTL Clock Input,
internal pull-down
Transmit Path Mode Control
TXMODE[1:0] 3-Level Select
[5]
Static Control inputs
Receive Path Data Signals
RXDA[7:0]
RXDB[7:0]
synchronous to the
selected RXCLKx
↑
output or
REFCLK
↑
[4]
input
Transmit Operating Mode
. These inputs are interpreted to select one of nine operating
modes of the transmit path. See
Table 3
for a list of operating modes.
LVTTL Output,
Parallel Data Output
. These outputs change following the rising edge of the selected
receive interface clock.
When the Decoder is enabled (DECMODE = HIGH or MID), these outputs represent either
received data or special characters. The status of the received data is represented by the
values of RXSTx[2:0]. When the Decoder is bypassed (DECMODE = LOW), RXDx[7:0]
become the higher order bits of the 10-bit received character. See
Table 16
for details.
Note:
5.
3-Level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and HIGH.
The LOW level is usually implemented by direct connection to V
(ground). The HIGH level is usually implemented by direct connection to V
CC
(power). When
not connected or allowed to float, a 3-Level select input will self-bias to the MID level.
Pin Descriptions
CYP(V)15G0201DXB Dual HOTLink II Transceiver (continued)
Pin Name
I/O Characteristics
Signal Description
相關(guān)PDF資料
PDF描述
CYP15G0201DXB PLENUM VGA VIDEO CABLE 100 FT -MM
CYP15G0201DXB-BBC ULTRA-THIN SVGA CABLE 10FT MALE/MALE
CYP15G0201DXB-BBI ULTRA-THIN SVGA CABLE 15FT MALE/MALE
CYV15G0201DXB Dual-channel HOTLink II Transceiver
CYV15G0201DXB-BBC Dual-channel HOTLink II Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYV15G0201DXB-BBXC 功能描述:電信線路管理 IC Dual Ch Video COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYV15G0201DXB-BBXI 功能描述:電信線路管理 IC Dual Ch Video IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYV15G0203TB 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Dual HOTLink II⑩ Serializer
CYV15G0203TB_07 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Dual HOTLink II⑩ Serializer
CYV15G0203TB_09 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Dual HOTLink II Serializer
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*