- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378516 > CYP15G0401DXB-BGC (CYPRESS SEMICONDUCTOR CORP) PREMIUM VGA CABLE W/AUDIO5FT, HD15 & 3.5MM M-M PDF資料下載
參數(shù)資料
| 型號： | CYP15G0401DXB-BGC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | PREMIUM VGA CABLE W/AUDIO5FT, HD15 & 3.5MM M-M |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| 封裝： | BGA-256 |
| 文件頁數(shù)： | 16/48頁 |
| 文件大?。?/td> | 1115K |
| 代理商： | CYP15G0401DXB-BGC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
CYP15G0401DXA
PRELIMINARY
Document #: 38-02002 Rev. *B
Page 16 of 48
checking for each channel. This parity checking is available for
all operating modes (including Encoder Bypass). The specific
mode of parity checking is controlled by the PARCTL input,
and operates per
Table 2
.
When PARCTL is MID (open) and the encoders are enabled
(TXMODE[1]
≠
L), only the TXD[7:0] data bits are checked for
ODD parity along with the associated TXOPx bit. When
PARCTL = HIGH with the encoder enabled (or MID with the
encoder bypassed), the TXDx[7:0] and TXCTx[1:0] inputs are
checked for ODD parity along with the associated TXOPx bit.
When PARCTL = LOW, parity checking is disabled.
When parity checking and the encoder are both enabled
(TXMODE[1]
≠
L), the detection of a parity error causes a C0.7
character of proper disparity to be passed to the transmit
shifter. When the encoder is bypassed (TXMODE[1] = L), de-
tection of a parity error causes a positive disparity version of a
C0.7 transmission character to be passed to the transmit
shifter.
Encoder
The character, received from the input register or phase-align
buffer and parity check logic, is then passed to the Encoder
logic. This block interprets each character and any associated
control bits, and outputs a 10-bit transmission character.
Depending on the configured operating mode, the generated
transmission character may be
the 10-bit pre-encoded character accepted in the input reg-
ister
the 10-bit equivalent of the 8-bit Data character accepted in
the input register
the 10-bit equivalent of the 8-bit Special Character code
accepted in the input register
the 10-bit equivalent of the C0.7 SVS character if parity
checking was enabled and a parity error was detected
the 10-bit equivalent of the C0.7 SVS character if a Phase-
Align Buffer overflow or underflow error is present
a character that is part of the 511-character BIST sequence
a K28.5 character generated as an individual character or
as part of the 16-character Word Sync Sequence.
The selection of the specific characters generated are con-
trolled by the TXMODE[1:0], SCSEL, TXCTx[1:0], and
TXDx[7:0] inputs for each character.
Data Encoding
Raw data, as received directly from the Transmit Input Regis-
ter, is seldom in a form suitable for transmission across a serial
link. The characters must usually be processed or transformed
to guarantee
a minimum transition density (to allow the serial receive PLL
to extract a clock from the data stream)
a DC-balance in the signaling (to prevent baseline wander)
run-length limits in the serial data (to limit the bandwidth of
the link)
the remote receiver a way of determining the correct char-
acter boundaries (framing).
When the Encoder is enabled (TXMODE[1]
≠
L), the charac-
ters to be transmitted are converted from Data or Special
Character codes to 10-bit transmission characters (as select-
ed by their respective TXCTx[1:0] and SCSEL inputs), using
an integrated 8B/10B encoder. When directed to encode the
character as a Special Character code, it is encoded using the
Special Character encoding rules listed in
Table 25
. When di-
rected to encode the character as a Data character, it is en-
coded using the Data Character encoding rules in
Table 24
.
The 8B/10B encoder is standards compliant with ANSI/NCITS
ASC X3.230-1994 (Fibre Channel), IEEE 802.3z (Gigabit
Ethernet), the IBM
ESCON
and FICON
channels, and
ATM Forum standards for data transport.
Many of the Special Character codes listed in
Table 25
may be
generated by more than one input character. The
CYP15G0401DXA is designed to support two independent
(but non-overlapping) Special Character code tables. This al-
lows the CYP15G0401DXA to operate in mixed environments
with other CYP15G0401DXAs using the enhanced Cypress
command code set, and the reduced command sets of other
non-Cypress devices. Even when used in an environment that
normally uses non-Cypress Special Character codes, the se-
lective use of Cypress command codes can permit operation
where running disparity and error handling must be managed.
Following conversion of each input character from 8 bits to a
10-bit transmission character, it is passed to the Transmit
Shifter and is shifted out LSB first, as required by ANSI and
IEEE standards for 8B/10B coded serial data streams.
Transmit Modes
The operating mode of the transmit path is set through the
TXMODE[1:0] inputs. These 3-level select inputs allow one of
nine transmit modes to be selected. Within each of these op-
erating modes, the actual characters generated by the Encod-
er logic block are also controlled both by these and other static
Table 2. Input Register Bits Checked for Parity
[5]
Signal
Name
TXDx[0]
TXDx[1]
TXDx[2]
TXDx[3]
TXDx[4]
TXDx[5]
TXDx[6]
TXDx[7]
TXCTx[0]
TXCTx[1]
TXOPx
Transmit Parity Check Mode (PARCTL)
LOW
MID
HIGH
TXMODE[1]
= LOW
X
[4]
X
X
X
X
X
X
X
X
X
X
TXMODE[1]
≠
LOW
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Note:
4.
5.
Bits marked as X are XORed together. Result must be a logic-1 for parity to be valid.
Transmit path parity errors are reported on the associated TXPERx output.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYP15G0401DXB-BGI | Quad HOTLink II Transceiver |
| CYP15G0401DXA-BGC | Quad HOTLink II Transceiver |
| CYP15G0401DXA-BGI | Quad HOTLink II Transceiver |
| CYRF6936 | WirelessUSB LP 2.4GHz Radio SoC(WirelessUSB LP 2.4GHz無線SoC) |
| CYV15G0104TRB | Independent Clock HOTLink II Serializer and Reclocking Deserializer(獨立時鐘，HOTLink II并串轉(zhuǎn)換器及時鐘恢復(fù)串并轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0401DXB-BGI | 功能描述:電信線路管理 IC Dual Channel XCVR 1.5Gbps Bckplane IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYP15G0401DXB-BGXC | 功能描述:電信線路管理 IC Dual Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYP15G0401DXB-BGXCKG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CYP15G0401DXBBGXI | 制造商:Cypress Semiconductor 功能描述: |
| CYP15G0401DXB-BGXI | 功能描述:電信線路管理 IC Quad HOTLink II XCVR Ch 1.5Gbps Backplane RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。