- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380224 > CYNSE70064A-66BGC (CYPRESS SEMICONDUCTOR CORP) Search Engine PDF資料下載
參數(shù)資料
| 型號(hào)： | CYNSE70064A-66BGC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Search Engine |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PBGA272 |
| 封裝： | 27 X 27 MM, 2.33 MM HEIGHT, PLASTIC, BGA-272 |
| 文件頁(yè)數(shù)： | 20/127頁(yè) |
| 文件大?。?/td> | 3275K |
| 代理商： | CYNSE70064A-66BGC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
CYNSE70064A
Document #: 38-02041 Rev. *E
Page 20 of 127
Cycle 3
: The host ASIC keeps DQ[67:0] in three-state condition.
Cycle 4
: The selected device starts to drive the DQ[67:0] bus, and drives the ACK signal from Z to LOW.
Cycle 5
: The selected device drives the Read data from the addressed location on the DQ[67:0] bus, and drives the ACK
signal HIGH.
Cycle 6
: The selected device floats the DQ[67:0] to three-state condition and drives the ACK signal LOW.
At the termination of cycle 6, the selected device releases the ACK line to three-state condition. The Read instruction is complete,
and a new operation can begin. Note that the latency of the SRAM Read will be different than the one described above (see
Subsection 12.2, “SRAM PIO Access” on page 101).
Table 10-4
lists and describes the format of the Read address for a data
array, mask array, or SRAM.
Table 10-4. Read Address Format for Data Array, Mask Array, or SRAM
Table 10-5
describes the Read address format for the internal registers.
Figure 10-2
illustrates the timing diagram for the burst
Read of the data or mask array.
Table 10-5. Read Address Format for Internal Registers
DQ[67:26]
DQ[25:21]
DQ[20:19]
Reserved
ID
11: Register
The Read operation lasts 4 + 2n CLK cycles (where n is the number of accesses in the burst specified by the BLEN field of the
RBURREG) in the sequence shown below. This operation assumes that the host ASIC has programmed the RBURREG with the
starting address (ADR) and the length of the transfer (BLEN) before initiating the burst Read command.
Note:
6.
“ | ” stands for logical OR operation. “{}” stands for concatenation operator.
DQ[67:30]
Reserved
DQ[29]
0: Direct
1: Indirect
DQ[28:26]
SSRI (applicable
if DQ[29] is
indirect)
DQ[25:21] DQ[20:19]
ID
DQ[18:15]
Reserved If DQ[29] is 0, this field carries the address of the data
array location. If DQ[29] is 1, the SSRI specified on
DQ[28:26] is used to generate the address of the data
array location: {SSR[14:2], SSR[1] | DQ[1], SSR[0] |
DQ[0]}.
[6]
Reserved If DQ[29] is 0, this field carries the address of the mask
array location. If DQ[29] is 1, the SSRI specified on
DQ[28:26] is used to generate the address of the mask
array location: {SSR[14:2], SSR[1] | DQ[1], SSR[0] |
DQ[0]}.
[6]
Reserved If DQ[29] is 0, this field carries the address of the SRAM
location. If DQ[29] is 1, the SSRI specified on DQ[28:26]
is used to generate the address of the SRAM location:
{SSR[14:2], SSR[1] | DQ[1], SSR[0] | DQ[0]}
[6]
DQ[14:0]
00: Data
Array
Reserved
0: Direct
1: Indirect
SSRI (applicable
if DQ[29] is
indirect)
ID
01: Mask
Array
Reserved
0: Direct
1: Indirect
SSRI (applicable
if DQ[29] is
indirect)
ID
10:
External
SRAM
DQ[18:6]
Reserved
DQ[5:0]
Register Address
CMDV
CMD[1:0]
ACK
EOT
DQ
FF
FF
Data1
cycle
1
cycle
2
cycle
3
cycle
4
cycle
5
cycle
6
cycle
7
cycle
8
cycle
9
cycle
10
cycle
11
cycle
12
Data0
Data2
FF
Data3
FF
PHS_L
CMD[8:2]
Address
A B
Read
CLK2X
Figure 10-2. Burst Read of the Data and Mask Arrays (BLEN = 4)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYNSE70064A-83BGC | Search Engine |
| CYP15G0101DXA | Single Channel HOTLink II Transceiver |
| CYP15G0101DXA-BBI | Single Channel HOTLink II Transceiver |
| CYP15G0402DX-BGC | Quad HOTLinkII SERDES |
| CYP15G0402DX | Quad HOTLinkII SERDES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYNSE70064A-83BGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine |
| CYNSE70128 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Network Processing |
| CYNSE70128-83BGC | 制造商:Cypress Semiconductor 功能描述:NETWORK SEARCH ENGINE 388BGA - Trays |
| CYNSE70128-83BGI | 制造商:Cypress Semiconductor 功能描述:NETWORK SEARCH ENGINE 388BGA - Trays |
| CYNSE70129HV-200BGC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。