- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380224 > CYM1861 (Cypress Semiconductor Corp.) 2,048K x 32 Static RAM Module(2048K x 32 靜態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號： | CYM1861 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 2,048K x 32 Static RAM Module(2048K x 32 靜態(tài)RAM模塊) |
| 中文描述： | 2,048畝× 32靜態(tài)RAM模塊（2048K × 32靜態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 4/7頁 |
| 文件大小： | 105K |
| 代理商： | CYM1861 |
CYM1861
PRELIMINARY
4
Switching Characteristics
Over the Operating Range
[3]
1861-25
1861-35
Parameter
READ CYCLE
Description
Min.
Max.
Min.
Max.
Unit
t
RC
t
AA
t
OHA
t
ACS
t
DOE
t
LZOE
t
HZOE
t
LZCS
t
HZCS
t
PD
WRITE CYCLE
[6]
t
WC
t
SCS
t
AW
t
HA
t
SA
t
PWE
t
SD
t
HD
t
LZWE
t
HZWE
Read Cycle Time
25
35
ns
Address to Data Valid
25
35
ns
Data Hold from Address Change
3
3
ns
CS LOW to Data Valid
25
35
ns
OE LOW to Data Valid
15
18
ns
OE LOW to Low Z
0
0
ns
OE HIGH to High Z
CS LOW to Low Z
[4]
CS HIGH to High Z
[4, 5]
12
15
ns
3
3
ns
12
15
ns
CS HIGH to Power-Down
25
35
ns
Write Cycle Time
25
35
ns
CS LOW to Write End
20
30
ns
Address Set-Up to Write End
20
30
ns
Address Hold from Write End
3
3
ns
Address Set-Up to Write Start
2
2
ns
WE Pulse Width
20
30
ns
Data Set-Up to Write End
15
20
ns
Data Hold from Write End
2
2
ns
WE HIGH to Low Z
WE LOW to High Z
[5]
3
3
ns
0
12
0
15
ns
Shaded area contains advance information.
Switching Waveforms
Notes:
3.
Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
I
/I
and 30-pF load capacitance.
At any given temperature and voltage condition, t
is less than t
for any given device. These parameters are guaranteed and not 100% tested.
t
and t
are specified with C
= 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured
±
500 mV from steady-state voltage.
The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can
terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
WE is HIGH for read cycle.
Device is continuously selected, CS = V
IL
, and OE= V
IL
.
4.
5.
6.
7.
8.
Read Cycle No. 1
PREVIOUS DATA VALID
DATA VALID
t
RC
t
AA
t
OHA
1861
–
5
ADDRESS
DATA OUT
[7,8]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYM74C430 | 82430FX PCIset Level II Cache Module(82430FX 芯片集電平II 高速緩沖存儲器?？煜盗? |
| CYM9260-50C | GIGATRUE CAT6 UNIVERSAL JACK, YELLOW |
| CYM9260-66C | GIGATRUE CAT6 UNIVERSAL JACK, YELLOW 25 PACK |
| CYM9261B-50C | CAT 6 KEY COUP BLACK THROUGH COUPLER |
| CYM9261B-66C | PURPLE PRE-PLUG BOOT 50 PAK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYM1861AV33 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Memory |
| CYM1861AV33PM-25C | 制造商:Rochester Electronics LLC 功能描述:2MB X 32 SRAM MODULE - Bulk 制造商:Cypress Semiconductor 功能描述: |
| CYM1910PV-25C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SYNC SRAM|16KX68|CMOS|DIP|104PIN|PLASTIC |
| CYM1910PV-35C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SYNC SRAM|16KX68|CMOS|DIP|104PIN|PLASTIC |
| CYM1910PV-45C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SYNC SRAM|16KX68|CMOS|DIP|104PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。