- 您現(xiàn)在的位置：買賣IC網 > PDF目錄379100 > CYM1846 (Cypress Semiconductor Corp.) 512K x 32 Static RAM Module(512K x 32 位靜態(tài)模塊) PDF資料下載
參數(shù)資料
| 型號： | CYM1846 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 512K x 32 Static RAM Module(512K x 32 位靜態(tài)模塊) |
| 中文描述： | 512k × 32的靜態(tài)RAM模塊（512k × 32的位靜態(tài)模塊） |
| 文件頁數(shù)： | 4/7頁 |
| 文件大小： | 136K |
| 代理商： | CYM1846 |
CYM1846
4
Switching Characteristics
Over the Operating Range
[3]
(continued)
1846–20
1846–25
1846–35
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Unit
READ CYCLE
t
RC
t
AA
t
OHA
t
ACS
t
DOE
t
LZOE
t
HZOE
t
LZCS
t
HZCS
t
PD
WRITE CYCLE
[6]
Read Cycle Time
20
25
35
ns
Address to Data Valid
20
25
35
ns
Data Hold from Address Change
3
3
3
ns
CS LOW to Data Valid
20
25
35
ns
OE LOW to Data Valid
10
15
25
ns
OE LOW to Low Z
0
0
0
ns
OE HIGH to High Z
CS LOW to Low Z
[4]
CS HIGH to High Z
[4, 5]
10
12
12
ns
3
3
3
ns
10
12
12
ns
CS HIGH to Power-Down
20
25
35
ns
t
WC
t
SCS
t
AW
t
HA
t
SA
t
PWE
t
SD
t
HD
t
LZWE
t
HZWE
Write Cycle Time
20
25
35
ns
CS LOW to Write End
15
20
30
ns
Address Set-Up to Write End
15
20
30
ns
Address Hold from Write End
0
0
0
ns
Address Set-Up to Write Start
1
2
2
ns
WE Pulse Width
15
20
30
ns
Data Set-Up to Write End
10
15
20
ns
Data Hold from Write End
1
2
2
ns
WE HIGH to Low Z
WE LOW to High Z
[6]
3
4
5
ns
0
10
0
12
0
12
ns
Notes:
3.
Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
I
/I
and 30-pF load capacitance.
At any given temperature and voltage condition, t
is less than t
for any given device. These parameters are guaranteed and not 100% tested.
t
and t
are specified with C
= 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured
±
500 mV from steady-state voltage.
The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can
terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
4.
5.
6.
相關PDF資料 |
PDF描述 |
|---|---|
| CYM1851PM-12C | 1,024K x 32 Static RAM Module |
| CYM1851PZ-15C | 1,024K x 32 Static RAM Module |
| CYM1851PZ-20C | LABEL, 30MM X 10MMLABEL, 30MM X 10MM; Colour:Green; Colour, legend:White; Legend:; Length / Height, external:10mm; Width, external:30mm |
| CYM1851PZ-25C | 1,024K x 32 Static RAM Module |
| CYM1851PZ-35C | 1,024K x 32 Static RAM Module |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CYM1846P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Memory |
| CYM1846P8-12C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SRAM Module |
| CYM1846P8-15C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|512KX32|CMOS|SSIM|72PIN|PLASTIC |
| CYM1846P8-20C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SRAM Module |
| CYM1846P8-25C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|512KX32|CMOS|SSIM|72PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。