- 您現(xiàn)在的位置：買賣IC網 > PDF目錄379098 > CYD04S72V (Cypress Semiconductor Corp.) FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM PDF資料下載
參數(shù)資料
| 型號： | CYD04S72V |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM |
| 中文描述： | FLEx72 3.3 64K/128K/256K × 72同步雙口RAM |
| 文件頁數(shù)： | 10/26頁 |
| 文件大?。?/td> | 470K |
| 代理商： | CYD04S72V |
PRELIMINARY
CYD04S72V
CYD09S72V
CYD18S72V
Document #: 38-06069 Rev. *D
Page 10 of 26
Table 4. Identification Register Definitions
Instruction Field
Revision Number(31:28)
Cypress Device(27:12)
Value
0h
C002h
Description
Reserved for version number
Defines Cypress DIE number for CYD18S72V and
CYD09S72V.
Defines Cypress DIE number for CYD04S72V
Allows unique identification of FLEx72 family device vendor
Indicates the presence of an ID register
C001h
034h
1
Cypress JDEC ID(11:1)
ID Register Presence (0)
Table 5. Scan Registers Sizes
Register Name
Instruction
Bypass
Identification
Boundary Scan
Bit Size
4
1
32
n
[20]
Table 6. Instruction Identification Codes
Instruction
EXTEST
BYPASS
IDCODE
HIGHZ
CLAMP
SAMPLE/PRELOAD
NBSRST
RESERVED
Code
Description
0000
1111
1011
0111
0100
1000
1100
All other codes
Captures the Input/Output ring contents. Places the BSR between the TDI and TDO.
Places the BYR between TDI and TDO.
Loads the IDR with the vendor ID code and places the register between TDI and TDO.
Places BYR between TDI and TDO. Forces all FLEx72 output drivers to a High-Z state.
Controls boundary to 1/0. Places BYR between TDI and TDO.
Captures the input/output ring contents. Places BSR between TDI and TDO.
Resets the non-boundary scan logic. Places BYR between TDI and TDO.
Other combinations are reserved. Do not use other than the above.
Note:
20. See details in the device BSDL files
TDO
D2
TDI
TDO
D1
TDI
TDO
D4
TDI
TDO
D3
TDI
TDO
TDI
TDO
D2
TDI
TDO
D1
TDI
TDI
TDO
Figure 3. Scan Chain
18 Mbit
4 Mbit/9 Mbit
相關PDF資料 |
PDF描述 |
|---|---|
| CYD04S72V-133BBC | FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM |
| CYD04S72V-133BBI | FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM |
| CYD04S72V-167BBC | FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM |
| CYD09S72V-133BBC | FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM |
| CYD09S72V-133BBI | FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CYD04S72V_06 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FLEx72⑩ 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM |
| CYD04S72V_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FLEx72 3.3 V 64 K/128 K/256 K x 72 Synchronous Dual-Port RAM |
| CYD04S72V-133BBC | 功能描述:靜態(tài)隨機存取存儲器 4M Sync Dual Port 64K x 72 3.3V COM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CYD04S72V-133BBI | 功能描述:靜態(tài)隨機存取存儲器 4M Sync Dual Port 64K x 72 3.3V IND RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CYD04S72V-167BBC | 功能描述:靜態(tài)隨機存取存儲器 4MB (64Kx72) 3.3v 167MHz Sync 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。