參數(shù)資料
型號(hào): CYD04S72V-167BBC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM
中文描述: 64K X 72 DUAL-PORT SRAM, 4 ns, PBGA484
封裝: 23 X 23 MM, 1 MM, ROHS COMPLIANT, MO-192, FBGA-484
文件頁(yè)數(shù): 13/26頁(yè)
文件大?。?/td> 470K
代理商: CYD04S72V-167BBC
PRELIMINARY
CYD04S72V
CYD09S72V
CYD18S72V
Document #: 38-06069 Rev. *D
Page 13 of 26
t
HRST
t
SCM
t
HCM
t
OE
t
OLZ[26, 27]
t
OHZ[26, 27]
t
CD2
t
CA2
t
CM2
CNTRST Hold Time
0.6
0.6
NA
NA
ns
CNT/MSK Set-up Time
2.3
2.5
NA
NA
ns
ns
ns
CNT/MSK Hold Time
0.6
0.6
NA
NA
Output Enable to Data Valid
4.0
4.4
5.5
5.5
OE to Low Z
0
0
0
0
ns
OE to High Z
0
4.0
0
4.4
0
5.5
0
5.5
ns
Clock to Data Valid
4.0
4.4
5.0
5.2
ns
Clock to Counter Address Valid
4.0
4.4
NA
NA
ns
Clock to Mask Register
Readback Valid
4.0
4.4
NA
NA
ns
t
DC
Data Output Hold After Clock
HIGH
1.0
1.0
1.0
1.0
ns
t
CKHZ[26, 27]
t
CKLZ[26, 27]
t
SINT
t
RINT
t
SCINT
t
RCINT
Port to Port Delays
Clock HIGH to Output High Z
0
4.0
0
4.4
0
4.7
0
5.0
ns
Clock HIGH to Output Low Z
1.0
4.0
1.0
4.4
1.0
4.7
1.0
5.0
ns
Clock to INT Set Time
0.5
6.7
0.5
7.5
0.5
7.5
0.5
10
ns
Clock to INT Reset Time
0.5
6.7
0.5
7.5
0.5
7.5
0.5
10
ns
Clock to CNTINT Set Time
0.5
5.0
0.5
5.7
NA
NA
NA
NA
ns
Clock to CNTINT Reset time
0.5
5.0
0.5
5.7
NA
NA
NA
NA
ns
t
CCS
Master Reset Timing
Clock to Clock Skew
5.2
6.0
5.7
8.0
ns
t
RS
t
RSS
t
RSR
t
RSF
Master Reset Pulse Width
5.0
5.0
5.0
5.0
cycles
Master Reset Set-up Time
6.0
6.0
6.0
8.5
ns
Master Reset Recovery Time
5.0
5.0
5.0
5.0
cycles
Master Reset to Outputs
Inactive
10.0
10.0
10.0
10.0
ns
t
RSCNTINT
Master Reset to Counter
Interrupt Flag Reset Time
10.0
10.0
NA
NA
ns
Notes:
24. Except INT and CNTINT which are 20pF
25. Except JTAG signal (tr and tf < 10ns max)
26. This parameter is guaranteed by design, but is not production tested
27. Test conditions used are Load 2
Switching Characteristics
Over the Operating Range (continued)
Parameter
Description
-167
-133
-100
Unit
CYD04S72V
CYD09S72V
CYD04S72V
CYD09S72V
CYD18S72V
CYD18S72V
Min.
Max.
Min.
Max.
Min.
Max
Min.
Max
相關(guān)PDF資料
PDF描述
CYD09S72V-133BBC FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM
CYD09S72V-133BBI FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM
CYD09S72V-167BBC FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM
CYD18S72V-100BBC FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM
CYD18S72V-100BBI FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYD04S72V18-167BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYD04S72V18-167BBXI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm IND RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYD04S72V18-200BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYD04S72V18-200BBXI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm IND RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYD04S72V18-250BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray