- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379094 > CY7C460A-10PC (CYPRESS SEMICONDUCTOR CORP) Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C460A-10PC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs |
| 中文描述： | 8K X 9 OTHER FIFO, 10 ns, PDIP28 |
| 封裝： | 0.600 INCH, DIP-28 |
| 文件頁數(shù)： | 9/15頁 |
| 文件大?。?/td> | 250K |
| 代理商： | CY7C460A-10PC |
CY7C460A/CY7C462A
CY7C464A/CY7C466A
Document #: 38-06011 Rev. *A
Page 9 of 15
number of writes equal-to-or-less-than the depth of the FIFO
have occurred since the last MR cycle. A LOW pulse on RT
resets the internal read pointer to the first physical location of
the FIFO. R and W must both be HIGH while and t
RTR
after
retransmit is LOW. With every read cycle after retransmit, pre-
viously accessed data is read and the read pointer increment-
ed until equal to the write pointer. Full, Half Full, and Empty
flags are governed by the relative locations of the read and
write pointers and are updated during a retransmit cycle. Data
written to the FIFO after activation of RT are transmitted also.
The full depth of the FIFO can be repeatedly retransmitted.
Standalone/Width Expansion Modes
Standalone and width expansion modes are set by grounding
expansion in (XI) and tying first load (FL) to V
CC
prior to a MR
cycle. FIFOs can be expanded in width to provide word widths
greater than nine in increments of nine. During width expan-
sion mode, all control line inputs are common to all devices,
and flag outputs from any device can be monitored.
Depth Expansion Mode (
see Figure 1
)
Depth expansion mode is entered when, during a MR cycle,
expansion out (XO) of one device is connected to expansion
in (XI) of the next device, with XO of the last device connected
to XI of the first device. In the depth expansion mode, the first
load (FL) input, when grounded, indicates that this is the first
part to be loaded. All other devices must have this pin HIGH.
To enable the correct FIFO, XO is pulsed LOW when the last
physical location of the previous FIFO is written to and is
pulsed LOW again when the last physical location is read.
Only one FIFO is enabled for Read and one is enabled for
Write at any given time. All other devices are in standby.
FIFOs can also be expanded simultaneously in depth and
width. Consequently, any depth or width FIFO can be created
with word widths in increments of nine. When expanding in
depth, a composite FF is created by ORing the FFs together.
Likewise, a composite EF is created by ORing EFs together.
HF and RT functions are not available in depth expansion
mode.
Figure 1. Depth Expansion
CY7C460A
CY7C462A
CY7C464A
CY7C466A
W
RS
XI
FL
EF
XO
FF
XI
FL
EF
XO
XI
FL
EF
XO
FF
R
EMPTY
FULL
D
0-8
Q
0-8
9
9
9
9
9
FF
V
CC
* FIRSTDEVICE
*
C460A
–
17
CY7C460A
CY7C462A
CY7C464A
CY7C466A
CY7C460A
CY7C462A
CY7C464A
CY7C466A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C460A-10PTC | Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs |
| CY7C460A-15JC | Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs |
| CY7C460A-15PC | Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs |
| CY7C460A-15PTC | Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs |
| CY7C460A-25JC | Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C460A-15JC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Async Dual Depth/Width Uni-Dir 8K x 9 32-Pin PLCC |
| CY7C460A-15JCT | 制造商:Cypress Semiconductor 功能描述: |
| CY7C460A-25JC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C460A-25JCT | 制造商:Cypress Semiconductor 功能描述: |
| CY7C460A-25PC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。