- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359518 > CY7C43666AV-7AC (CYPRESS SEMICONDUCTOR CORP) 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C43666AV-7AC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | FIFO |
| 英文描述： | 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO |
| 中文描述： | 4K X 36 BI-DIRECTIONAL FIFO, 6 ns, PQFP128 |
| 封裝： | 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-128 |
| 文件頁數(shù)： | 22/40頁 |
| 文件大小： | 644K |
| 代理商： | CY7C43666AV-7AC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
CY7C43646AV
CY7C43666AV
CY7C43686AV
Document #: 38-06026 Rev. *C
Page 22 of 40
Notes:
31. CSA=LOW, W/RA=HIGH, MBA=LOW. It is not necessary to program offset register on consecutive clock cycles. FIFO can only be programmed in parallel when
FFA/IRA is HIGH.
32. t
is the minimum time between the rising CLKA edge and a rising CLKC for FFC/IRC to transition HIGH in the next cycle. If the time between the rising
edge of CLKA and rising edge of CLKC is less than t
, then FFC/IRC may transition HIGH one cycle later than shown.
33. It is not necessary to program offset register bits on consecutive clock cycles. Attempts to write into FIFO memory are ignored until FFA/IRA is set HIGH.
34. t
is the minimum time between the rising CLKA edge and a rising CLKC for FFC/IRC to transition HIGH in the next cycle. If the time between the rising
edge of CLKA and rising edge of CLKC is less than t
, then FFC/IRC may transition HIGH one cycle later than shown.
35. Programmable offsets are written serially to the SD input in the order AFA offset (Y1), AEB offset (X1), AFC offset (Y2), and AEA offset (X2).
Switching Waveforms
(continued)
t
FSS
Parallel Programming of the Almost-Full Flag and Almost-Empty Flag Offset Values after Reset
(CY Standard and FWFT Modes)
t
WFF
t
DS
t
FSS
t
FSH
t
FSH
t
ENS
t
ENH
t
DH
t
SKEW1
[32]
AFA Offset (Y1)
AFC Offset (Y2)
First Word to FIFO1
CLKA
MRS1, MRS2
SPM
FS1/SEN,
FS0/SD
FFA/IRA
ENA
A
0
35
CLKC
FFC/IRC
[31]
AEB Offset (X1)
AEA Offset (X2)
t
WFF
Serial Programming of the Almost-Full Flag and Almost-Empty Flag
Offset Values (CY Standard and FWFT Modes)
t
FSS
t
SPH
t
SENS
t
SEN
t
SEN
t
SENS
t
SDH
t
SDS
t
SDH
t
SD
t
SKEW1
[34]
t
WFF
AFA Offset (Y1) MSB
t
FSS
t
FSH
t
WFF
CLKA
MRS1, MRS2
SPM
FFA/IRA
FS1/SEN
CLKC
FFC/IRC
[33, 35]
FS0/SD
[35]
AEA Offset (X2) LSB
t
FSS
t
FSH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1360B-166BZC | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
| CY7C1360B-166BZI | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
| CY7C017AV-20JC | 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| CY7C017AV-20JI | 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| CY7C017AV-25JC | 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C43682-15AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43683-10AI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43683AV-15AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 16K x 36 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V SYNC FIFO W/BUS MATCHING 16K X36 (NOT IDT COMPAT) - Bulk |
| CY7C43684-10AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43684AV-10AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Bi-Dir 16K x 36 x 2 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V BIDIR SYNC FIFO W/ BUS MATCHING 16KX32X2 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。