參數(shù)資料
型號(hào): CY7C43646AV-7AC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: FIFO
英文描述: 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO
中文描述: 1K X 36 BI-DIRECTIONAL FIFO, 6 ns, PQFP128
封裝: 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-128
文件頁數(shù): 32/40頁
文件大?。?/td> 644K
代理商: CY7C43646AV-7AC
CY7C43646AV
CY7C43666AV
CY7C43686AV
Document #: 38-06026 Rev. *C
Page 32 of 40
Notes:
51. If Port C size is word or byte, IRC is set LOW by the last word or byte Write of the long word, respectively.
52. t
is the minimum time between a rising CLKA edge and a rising CLKC edge for IRC to transition HIGH in the next CLKC cycle. If the time between the
rising CLKA edge and rising CLKC edge is less than t
SKEW1
, then the transition of IRC HIGH may occur one CLKC cycle later than shown.
Switching Waveforms
(continued)
Previous Word in FIFO2
Output Register
t
CLKH
t
CLKL
t
ENS
t
ENH
t
A
LOW
LOW
HIGH
FIFO2 Full
t
EN
t
ENH
t
WFF
t
WFF
t
CLKH
t
CLK
t
CLK
t
CLK
t
SKEW1
[52]
t
DH
t
DS
t
ENH
t
ENS
Next Word From FIFO2
To FIFO2
LOW
CLKA
CSA
W/RA
MBA
ENA
EFA/ORA
A
0
35
CLKC
FFC/IRC
MBC
WENC
C
0
17
IRC Flag Timing and First Available Write when FIFO2 is Full (FWFT Mode)
[51]
相關(guān)PDF資料
PDF描述
CY7C43666AV-7AC 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO
CY7C1360B-166BZC 9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360B-166BZI 9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C017AV-20JC 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C017AV-20JI 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C43663-15AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43664-7AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43682-15AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43683-10AI 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43683AV-15AC 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 16K x 36 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V SYNC FIFO W/BUS MATCHING 16K X36 (NOT IDT COMPAT) - Bulk