參數(shù)資料
型號: CY7C1413AV18
廠商: Cypress Semiconductor Corp.
英文描述: RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
中文描述: RAM9 QDR-I/DDR-I/QDR-II/DDR-二勘誤表
文件頁數(shù): 2/8頁
文件大小: 217K
代理商: CY7C1413AV18
Document #: 001-06217 Rev. *C
Page 2 of 8
Table 2. Issue Definition and fix status for different devices
1. DOFF Pin Issue
ISSUE DEFINITION
This issue involves the DLL not turning ON properly if a large resistor is used (eg:-10K
resistor to enable the DLL. If a 10K
or higher pullup resistor is used externally, the voltage on DOFF is not
high enough to enable the DLL.
PARAMETERS AFFECTED
The functionality of the device will be affected because of the DLL is not turning ON properly. When the DLL
is enabled, all AC and DC parameters on the datasheet are met.
TRIGGER CONDITION(S)
Having a 10K
or higher external pullup resistor for disabling the DOFF pin.
SCOPE OF IMPACT
This issue will alter the normal functionality of the QDRII/DDRII devices when the DLL is disabled.
EXPLANATION OF ISSUE
Figure 1
shows the DOFF pin circuit with an internal 5K
internal 5K
leaker.
) as an external pullup
internal resistor. The fix planned is to disable the
WORKAROUND
2.
O/P Buffer enters a locked up unde-
fined state after controls or clocks are
left floating. No proper read/write
access can be done on the device
until a dummy read is performed.
9Mb - “D” Rev - Ram9
18Mb - “B” Rev - Ram9
36Mb - “A” Rev - Ram9
72Mb - Ram9
QDR-I/DDR-I/
QDR-II/DDR-II Devices
9Mb - “D” Rev - Ram9
18Mb - “B” Rev - Ram9
36Mb - “A” Rev - Ram9
72Mb - Ram9
The fix has been implemented on
the new revision and is now avail-
able.
3.
The EXTEST function in the JTAG
test fails when input K clock is floating
in the JTAG mode.
QDR-I/DDR-I/
QDR-II/DDR-II Devices
The fix involved bypassing the ZQ
circuitry in JTAG mode. This was
done by overriding the ZQ circuit-
ry by the JTAG signal. The fix has
been implemented on the new re-
vision and is now available.
Figure 1. DOFF pin with the 5K
internal resistor
Item
Issue
Device
Fix Status
相關PDF資料
PDF描述
CY7C1415AV18 RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C1416AV18 RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C1417AV18 RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C1418AV18 RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C1419AV18 RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
相關代理商/技術參數(shù)
參數(shù)描述
CY7C1413AV18-167BZC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 2M x 18 0.5ns 165-Pin FBGA
CY7C1413AV18-167BZCES 制造商:Cypress Semiconductor 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.5NS 165FBGA - Bulk
CY7C1413AV18-167BZXC 制造商:Cypress Semiconductor 功能描述:
CY7C1413AV18-167BZXI 制造商:Cypress Semiconductor 功能描述:
CY7C1413AV18-200BZC 功能描述:靜態(tài)隨機存取存儲器 2Mx18 QDR II Burst 4 靜態(tài)隨機存取存儲器 COM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray